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Abstract
This Master Thesis presents the design, control and testing of a Modular Multilevel Converter
(MMC) prototype. This Voltage Source Converter (VSC) topology provides several advantages
compared to previous generations for High-Voltage Direct Current (HVDC) applications, such as
reduced harmonic distortion and lower switching losses. Today, most of the planned VSC-HVDC
projects are based on the MMC technology.
First, a mathematical model of the MMCs is obtained. Based on the analytical description
of the converter, two different control strategies for MMCs are studied and its performance is
evaluated by means of time domain simulations developed in Matlab Simulinkr.
The second part describes the construction of a 5 kVA MMC prototype, focusing on the converter
submodule design. A procedure to define its main circuits, including the components’ selection,
is detailed. Then, the layout of the submodule PCB is designed using Altium Designerr.
Finally, an experimental MMC prototype is built based on the developed hardware design. Then,
the studied control strategies are implemented in order to analyze their performance in a real
setup. The control and modulation of the MMC is programmed in a Digital Signal Processor
(DSP). The obtained experimental results show an adequate behavior of the prototype for the
implemented controllers.
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Resumen
El presente Trabajo Final de Ma´ster presenta el disen˜o, control y validacio´n experimental de
un prototipo de un convertidor modular multinivel (MMC). Esta topolog´ıa de convertidor de
fuente de tensio´n (VSC) ofrece numerosas ventajas comparado con generaciones anteriores para
aplicaciones en corriente continua de alta tensio´n (HVDC), como menor distorsio´n armo´nica y
pe´rdidas de conmutacio´n inferiores. Hoy en d´ıa, la mayor´ıa de los proyectos para aplicaciones de
VSC-HVDC esta´n basados en la tecnolog´ıa de los MMCs.
En primer lugar, se deduce el modelo matema´tico de los MMCs. Basado en la descripcio´n
matema´tica del convertidor, se estudian dos estrategias de control diferentes para MMCs, cuyo
funcionamiento se analiza mediante simulaciones temporales desarrolladas en Matlab Simulinkr.
La segunda parte describe la construccio´n de un prototipo de MMC de 5 kVA, centra´ndose en el
disen˜o del submo´dulo. Se detalla el procedimiento seguido para definir sus principales circuitos,
incluyendo la seleccio´n de los componentes. La disposicio´n de los componentes en la PCB del
submo´dulo se disen˜a con Altium Designerr.
Finalmente, se construye un prototipo de MMC basado en el hardware disen˜ado anteriormente.
Entonces, se implementan las estrategias de control estudidas para analizar su comportamiento
en una situacio´n real. Se programa el control y la modulacio´n del MMC en un procesador de
sen˜ales digitales. Los resultado experimentales obtenidos muestran un funcionamiento adecuado
del prototipo para los controles implementaodos.
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Chapter 1
Introduction
1.1. History of HVDC
During the first years of the commercial use of electricity, in the decade of 1880s, two different
technologies were competing. Thomas Alva Edison founded a company to promote the use of
the electricity in Direct Current (DC). The DC transmissions were operated at low voltages,
normally 110 V, what produced several losses in the conductors and limited the trnamission
distance. On the other hand, George Westinghouse and Nikola Tesla, from another electrical
company, worked with Alternating Current (AC). The main advantage of the AC compared to
DC was the transformer, that allowed to step up the voltage, reducing the transmission losses
and increasing the distances. A hard debate began between the two technologies, called the
”war of the currents”. Edison tried to demonstrate that AC electricity was more dangerous for
humans, but finally AC prevailed over DC because it was a more efficient transmission system.
Today, AC is the predominant technology for electrical transmission.
However, researchers never completely gave up the idea of the DC transmission. In 1882, Oskar
von Miller and his fellows connected the cities of Miesbach and Munich by means a 2-kV DC
link. The total distance was 57 km and the power transmitted was just 1.5 kW, which can be
considered as the first High Voltage DC (HVDC) transmission [1]. Next, the historical evolution
of HVDC systems is detailed.
1.1.1. Mercury-arc valve
In 1902, Peter Cooper Hewitt presented the mercury-arc valve [2, 3]. It was composed by a
mercury electrode and a steel electrode placed in a glass ampoule with mercury vapor inside. The
main property of this invention was that the electric current could flow from the steel electrode
to the mercury one, but not in the opposite direction. These valves had some limitations due to
the large size of the glass cover. This was solved substituting it by a steel tank, also developed
by Hewitt in 1908 [2], which increased the current rating of the valves. The steel tanks needed
to be vacuum seal to ensure voltage blocking capability. The maintenance of this vacuum inside
the tank was the main obstacle for these devices. The first use of mercury-arc valves was in 1932
for an experimental DC link between Switzerland and Germany [2, 4]. This link was operated
at 45 kV and its rated power was 3 MW.
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As the primary valves just had two electrodes, the blocking voltage region was very concentrated
and they were very sensitive to contamination or vacuum conditions. In 1939, Uno Lamn,
named as the ’father of the HVDC’ by the Intutute of Electrical and Electronics Engineers
(IEEE) [2, 5], presented a modification that allowed to increase the voltage capability of the
valves. He introduced the electrodes gradually in the mercury-arc valves, so the voltage was
distributed among them, which was beneficial for the isolation.
The first high-power DC transmissions were installed for research purposes. The first commercial
HVDC link was ordered in 1941 in Germany, but it was never commissioned due to the World
War II [2, 6]. It was rated at ±200 kV and 60 MW with an underground transmission of 115
km, from Elbe to Berlin. Then, in 1954 the first commercial HVDC link was commissioned.
It connected the Swedish island of Gotland to the mainland through a 96-km submarine cable.
The cable was designed to supply the total electricity needs of the island, with a transmission
capacity of 20 MW and operating at 100 kV [4,5].
The mercury-arc valves became more mature and more HVDC systems based on this technology
were installed during the 1960s. The largest project was the Pacific Intertie, commissioned in
1970 [6, 7]. A ±400-V and 1440-MW link connected The Dalles (Oregon, USA), where a large
number of hydropower stations were located, to Sylmar (California, USA), covering a total
distance of 1354 km. Six 133-kV and 1800-A valves, which were considerably larger than those
installed in Gotland (see Figure 1.1), were connected in series to withstand the voltage. Shortly
after becoming operative, an earthquake destroyed the Sylmar converter station and it had to
be rebuilt. The operation was restored in 1973. In 1977, it was decided to use the inherent
capacity of the equipment to rerate the project up to 2000 A, in order to transfer 1600 MW.
Two main important advances were accomplished with this project: it was the first HVDC line
imbedded in an AC network and it was the first use of the digital process computers to control
DC systems [4].
The last project that used this technology was commissioned in 1975. Table 1.1 shows the
mercury-arc valves commissioned projects.
Table 1.1: Mercury-arc valves HVDC projects
Project Year Power [MW] Voltage [kV] Distance [km]
Gotland (SWE) 1954 20 100 96
Cross Channel (GBR/FRA) 1961 160 ±100 65
Volgograd-Donbass (USSR) 1962-1965 720 ±400 472
Benmore-Haywards (NZE) 1965 600 ±250 609
Konti-Skan (DNK/SWE) 1965 250 ±250 180
Sakuma (JPN) 1965 300 2x125 Back-to-back
Sardinia (IT) 1967 200 200 413
Vancouver, Pole 1 (CAN) 1968-1969 312 ±260 73
Pacific Intertie (USA) 1970 1440 ±400 1354
Nelson River 1 (CAN) 1972-1976 1620 ±450 890
Kingsnorth (GBR) 1975 640 ±266 82
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Figure 1.1: One of the Gotland’s link substations (left), a 100-kV mercury-arc valve used in
Gotland (middle) and a 133-kV mercury-arc valve used in Pacific Intertie (right). Courtesy
of ABB.
1.1.2. Thyristor and line commutated converters
Mercury-arc valves lost their market dominance due to the appearance of the high-power semi-
conductors. The first power semiconductor was the thyristor, proposed by William Shockley in
1950 [3] and manufactured in 1957 [2]. The thyristor provided a better conversion and control,
also leading to savings in space and weight and improving the efficiency. The thyristor is a com-
mutable valve, because the turn-on is controllable, but, as the mercury-arc valves, they can not
be turned off by a control pulse. They need the current to be null to turn off. For this reason, the
converters based on thyristors were called Line-Commutated Converters (LCC), because they
switch at the line frequency. These devices can control the current just in one sense, while they
can hold positive and negative voltages, so they are also known as Current Source Converters
(CSC).
At the beginning, the manufacturers were skeptical that the thyristors could substitute mercury-
arc valves for HVDC applications. Many series and parallel connected thyristors were needed
to make the standard mercury-arc valve in that moment, rated for 150 kV and 1800 A. Each
thyristor needed to be controlled, cooled and protected. Due to the high number of semiconduct-
ors needed in one valve, the thyristor valve had 50-100% higher losses than mercury-arc ones.
The investigation to improve the thyristor manufacturing process continued and the thyristor
reached a blocking capability of 1.6 kV and a current rating of 900 A by the end of the decade
of 1960s [2] and 6000 V by the end of the 1980s [3].
The first use of thyristors for commercial operation was in 1967, when one of the mercury-arc
valves in Gotland was replaced by a thyristor valve [5]. After one year of tests, the complete
valve group was replaced in both substations, allowing to increase the voltage from 100 to 150 kV
and the power capacity from 20 to 30 MW. Figure 1.2 shows one of the substations in Gotland
with one thyristor valve group and two mercury-arc valve groups. In 1970, the first converter
with only solid-state valves was put into operation in a back-to-back configuration. It was Eel
River project, with 320 MW and 2x80 kV.
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Figure 1.2: 1989 thyristor valves (left), Gotland’s converter station after the thyristor valve
group installation (right-up) and a thyristor test valve (right-down). Courtesy of ABB.
The transition from mercury-arc valves to thyristor valves represented a great advance. When
it was proven that thyristors were reliable and successful during the 1970s, the development of
mercury-arc valves was abandoned.
The first long-distance HVDC transmission was the Cahora Bassa project, commissioned in
1979 [8]. This link was designed to transmit the power generated in a hydroelectric plant
located in the Sambesi river in Mozambique to South Africa. The transmission distance is 1456
km, operated at ±533 kV and 1920 MW. Afterwards, several other projects have been installed,
as detailed in Table 1.2 until 1990 [8, 9].
Some existing project also took advantage of this new technology. The Gotland project was
expanded. Two more nodes were installed: in 1983 Gotland 2, with 130 MW and ±150 kV,
and in 1987 Gotland 3, with 260 MW. In 1986, Gotland 1 was dismantled. Other projects like
Pacific Intertie and Nelson River were upgraded, adding additional converters to both systems.
One of the greatest achievements was the Itaipu project, that was commissioned in different
stages from 1984 to 1987. This link connected the Itaipu hydropower plant to Sao Paulo. The
800-km overhead transmission had an initial power capability of 3150 MW and it was operated
at ±600 kV. Then, the capacity was doubled, reaching 6400 MW. It was the most powerful and
had the highest DC voltage until 2010, when a transmission between Xianjiaba and Shanghai
was commissioned [10].
1.1.3. IGBT and voltage source converters
The next great advance was the introduction of the Insulated Gate Bipolar Transistors (IGBTs)
to HVDC systems. IGBTs have a great difference with respect to thyristors: IGBTs can be
turned off. This allowed to switch at high frequencies instead switching at the line frequency,
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Table 1.2: LCC-HVDC projects until 1990
Project Year
Power Voltage Distance
[MW] [kV] [km]
Gotland 1 upgrade (SWE) 1970 30 ±150 96
Eel River (CAN) 1972 320 2x80 Back-to-back
Skagerrak 1 (NOR/DNK) 1976 275 ±250 240
Skagerrak 2 (NOR/DNK) 1977 275 ±250 240
Nelson River 2 (CAN) 1977-1985 2000 ±500 940
Shin-Shinano 1 (JPN) 1977 300 125 Back-to-back
Square Butte (USA) 1977 500 ±250 749
David A. Hamil (USA) 1977 100 2x50 Back-to-back
CU project (USA) 1978 1000 ±400 687
Cahora Bassa (MOZ/ZAF) 1979 1920 ±533 1456
Hokkaido-Honshu (JPN) 1980 300 ±125 167
Acaray (PRY/BRA) 1981 55 25 Back-to-back
Vyborg (RUS/FIN) 1981-1984 1065 ±85 Back-to-back
Inga-Kolwezi (COG) 1982 560 ±500 1700
Zhou Shan project (CHN) 1982 50 100 42
Gotland 2 (SWE) 1983 130 150 100
Duernrohr (AUT) 1983 550 145 Back-to-back
Eddy County (USA) 1983 200 82 Back-to-back
Poste Chaˆteauguay (CAN/USA) 1984 2x500 145 Back-to-back
Oklaunion (USA) 1984 200 82 Back-to-back
Itaipu (USA) 1984-1987 6300 ±600 805
Sacoi tap on Corsica (IT) 1985 50 200 415
Pac. Intertie upgrade (USA) 1985 2000 ±500 1362
Blackwater (USA) 1985 200 57 Back-to-back
Madawaska (USA) 1985 350 130.5 Back-to-back
Miles City HVDC System (USA) 1985 200 82 Back-to-back
Highgate (USA) 1985 200 ±56 Back-to-back
Cross Channel 2 (GBR/FRA) 1985 2000 ±270 70
Intermountain (USA) 1986 1920 ±500 785
Intermountain (AUS) 1986 40 8.3 Back-to-back
Des Cantons-Comferford (CAN/USA) 1986 690 ±450 172
Gotland 3 (SWE) 1987 260 ±150 103
Virginia Smith (USA) 1987 200 50 Back-to-back
Konti-Skan 2 (SWE/DEN) 1988 300 285 150
Pac. Intertie expansion (USA) 1989 3100 ±500 1360
Gezhouba-Shanghai (CHN) 1989 1200 ±500 1000
Vindhyachal (IND) 1989 2x250 70 Back-to-back
McNeill (CAN) 1989 150 42 Back-to-back
Fenno-Skan (SWE/FIN) 1989 500 400 233
Barsoor-Lowe Sileru (IND) 1989-1991 100 ±200 196
Rihand-Delhi (IND) 1990 1568 ±500 814
Quebec-New England (CAN/USA) 1990-1992 2000 ±450 1480
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Table 1.3: VSC-HVDC projects
Project Year
Power Voltage Distance
[MW] [kV] [km]
Ha¨llsjo¨n (SWE) 1997 3 ±10 10
Gotland (SWE) 1999 50 ±80 70
Directlink (AUS) 2000 3x60 ±80 65
Tjaereborg (DNK) 2000 7.2 ±9 4.4
Eagle Pass (USA) 2000 36 36 Back-to-back
Cross Sound (USA) 2002 330 ±150 40
Murraylink (AUS) 2002 220 ±150 180
Troll A 1&2 (NOR) 2005 2x41 ±60 70
Estlink (EST/FIN) 2006 350 ±150 105
Caprivi Link (NAM) 2010 300 350 950
Valhall (DNK) 2011 78 150 292
East West Interconnector (IRE/GBR) 2013 500 ±200 250
BorWin1 (DEU) 2015 400 ±150 203
Troll A 3&4 (NOR) 2015 2x50 ±60 70
A˚land (FIN) 2015 100 ±80 158
letting a reduction of the filters [4]. IGBT-based converters are also named Voltage Source
Converters (VSC) as they can impose the voltage. VSCs can be controlled by means of Pulse-
Width Modulation (PWM) techniques, which allow to create a voltage of any phase angle and
amplitude, permitting an independent control of both active and reactive power [4, 11–13].
The first use of VSCs for an HVDC application was in 1997, for a test transmission between
Ha¨llsjo¨n and Gra¨ngesberg [14]. The power rating of the system was just 3 MW, operated at
±10 kV for a 10 km transmission. Two years later, in 1999, Gotland introduced the first com-
mercial VSC, adding 50 MW more to the system, operating the link at ±80 kV [15]. Since then,
power and voltage ratings have increased considerably, reaching 2000 MW with the INELFE
project, between France and Spain, and 500 kV with the Skagerrak 4 project, that connects
Norway and Denmark.
The black start capability of VSC technology enabled new applications for HVDC systems,
as the creation of offshore grids without synchronous generation, which was not possible with
the traditional LCC-HVDC systems without additional equipment [12]. The first VSC-HVDC
offshore converter station was installed in 2005 on the Troll A oil platform [13]. This advance
was also revolutionary for the integration of renewable energy. In 2015, the first offshore wind
farm connected with VSC-HVDC was commissioned, named BorWin1 project.
1.1.4. Multilevel converters
A new multilevel VSC topology was presented in 2003 [16], called Modular Multilevel Converter
(MMC). The main characteristic of this converter is the multilevel waveform of its AC output
voltage, that is synthesized by switching multiple submodules. This leads to low harmonic
content, allowing to reduce the AC filters. Also, as it is modular, higher voltages can be reached
adding more submodules. Before MMCs, the maximum operational DC voltage of VSCs was
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Figure 1.3: INELFE’s MMC converter station (left), Yunnan-Guangdong UHVDC con-
verter station (up) and UHVDC disconnector (right). Courtesy of ABB and Siemens.
limited because it was necessary to connect many switches in series to withstand it, which was
not easy to accomplish. The structure, performance and main advantages of the MMC compared
to previous VSC generations are further detailed in Chapter 2.
In 2010, the first MMC-VSC-HVDC system was intalled in San Francisco, within the Trans-
Bay Cable project [17]. The nominal values of this system are 400 MW, ±200 kV and 85 km.
Afterwards, most of the VSC-HVDC projects have inluded MMC technology. Different manu-
facturers have decided to use an MMC topology for HVDC applications and even building their
own versions of this technology [18].
1.1.5. Ultrahigh voltage DC
Regarding the LCC, it is a very mature technology that has increased its power and voltage
ratings during the last two decades. Since 1987, the maximum operational voltage applied was
±600 kV in the Itaipu project. But this record was beaten in 2010 by the Yunnan-Guangdong
link (1418 km, 5000 MW) and Xianjiaba-Shanghai SGCC Project (1980 km, 6400 MW), both
with an operating voltage of ±800 kV [18]. This higher voltage level has been called as UltraHigh
Voltage DC (UHVDC).
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Table 1.4: Commissioned and planned MMC-VSC-HVDC projects
Project Year
Power Voltage Distance
[MW] [kV] [km]
Trans-Bay Cable (USA) 2010 400 ±200 94
Nanhui (CHN) 2011 18 ±30 8.4
Nan’ao (CHN) 2013 200 ±160 3 terminals
Zhoushan (CHN) 2014 1000 ±200 5 terminals
Mackinac (USA) 2014 200 ±71 Back-to-back
Skagerrak 4 (NOR/DNK) 2014 700 500 240
INELFE (ESP/FRA) 2015 2000 ±320 65
SylWin1 (DEU) 2015 864 ±320 205
HelWin1 (DEU) 2015 576 ±250 130
HelWin2 (DEU) 2015 690 ±320 130
BorWin2 (DEU) 2015 800 ±300 200
DolWin1 (DEU) 2015 800 ±320 165
Xiamen (CHN) 2015 1000 ±320 10.7
Yunnan-Luxi (CHN) 2016 1000 ±350 Back-to-back
Nordbalt (SWE/LTU) 2017 700 ±300 450
Dolwin2 (DEU) 2017 916 ±320 135
Maritim Link (CAN) 2017 500 ±200 170
SouthWest (SWE) 2017-2018 1440 ±300 200
Dolwin3 (DEU) 2018 900 ±320 162
Caithness Moray (GBR) 2018 1200 ±320 160
Johan Sverdrup (NOR) 2018 100 ±80 200
BorWin 3 (DEU) 2019 900 ±320 160
NEMO (GBR/BEL) 2019 1000 ±400 140
Cobra Cable (DEU/DNK) 2019 700 ±320 355
Krigers Flak (DEU/SWE/DNK) 2019 410 ±140 Back-to-back
ElecLink (FRA/GBR) 2020 1000 ±320 70
NordLink (DEU/NOR) 2020 1400 ±525 623
Ultranet (DEU) 2021 2x1000 ±380 800
NSL (GBR/NOR) 2021 1400 ±525 730
Tres Amigas (USA) 2021 2250 ±300 Back-to-back
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1.2. Objectives and scope
This thesis has as a main objective the design and implementation of a modular multilevel
converter prototype. This objective involves four intermediate goals:
Obtain the mathematical model that describes the MMC behavior.
Study relevant existing control schemes for MMCs proposed in the literature.
Design and construction of a lab-scale MMC prototype.
Experimental validation of the studied control strategies using the designed converter.
In order to accomplish the first two goals, simulation models have been implemented in Matlab
Simulinkr. Regarding the converter prototype construction, a Printed Circuit Board (PCB) of
the submodule has been designed using the Altium Designerr software. For the experimental
tests, a DSP-based board has been programmed to control the converter.
1.3. Related publications
During the development of this thesis, the author has been involved in three publications as a
co-author:
Publication I
A. Ferreira, C. Collados, and O. Gomis-Bellmunt. Modulation techniques applied to medium
voltage Modular Multilevel Converters for renewable energy integration: A review (Submitted)
Publication II
A. Ferreira, C. Collados, O. Gomis-Bellmunt, and M. Teixido. Modular Multilevel Converter
electrical circuit model for HVdc applications. In 2015 17th European Conference on Power
Electronics and Applications (EPE’15 ECCE-Europe), pages 110, Sept 2015.
Publication III
E. Prieto-Araujo, A. Junyent-Ferre´, C. Collados-Rodr´ıguez, G. Clariana-Colet, and O. Gomis-
Bellmunt. Control design of Modular Multilevel Converters in normal and AC fault conditions
for HVDC grids. Electric Power Systems Research, 152:424437, 2017.
1.4. Thesis outline
This thesis is organized as follows:
Chapter 2 describes the structure of an MMC as well as the main advantages of this tech-
nology compared to previous generations. Also, different multilevel modulation techniques
are introduced and qualitatively compared to choose the best option for the prototype.
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Chapter 3 presents a mathematical analysis of the MMC and two different control schemes
proposed in the literature. The performance of both control systems is compared by means
of simulations.
Chaper 4 introduces the hardware design to meet the converter specifications.
Chapter 5 details the experimental tests that have been carried out in order to validate
the converter.
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Chapter 2
Modular multilevel converters
Modular Multilevel Converters (MMCs) have become a real option for HVDC links since the
concept was presented in 2003 [16]. The first use in a commercial link was the Trans-Bay Cable
project in 2010 [17]. Since then, 16 commercial projects have been comissioned, including the
first multi-terminal-VSC, in Nan’ao Island, and the most powerful VSC link (INELFE), that
connects France and Spain.
Figure 2.1 shows the MMC configuration. It is is composed by several (typically hundreds of
them) Half-Bridge (HB) converters1, called submodules (SM) or cells, stacked in series. Each
submodule has a capacitor that provides a voltage level when it is connected. The number of
levels of the output AC voltage is related to the number of submodules in one arm N . In MMCs,
each phase unit is normally called leg, while the upper and lower halves are called arms. There
is also one inductor in each arm, that allows to control the inner currents of the converter and
limits the shortcircuit current in case of a DC fault.
As the MMC is based on a modular concept, whenever the submodule is designed, it is only
necessary to select the number of submodules to meet the voltage specifications, which simplifies
the converter design procedure. To generate the AC voltage, the submodules can be connected
or bypassed, while ensuring the total number of submodules of one leg is constant and equal
to N to hold the total DC voltage. Figure 2.2 shows an example of the basic performance
of an MMC with four submodules per arm. The multilevel waveform of the voltage applied
by the converter allows a lower harmonic content than previous two or three-level converters,
requiring smaller filters [22]. The high number of submodules also leads to lower switching
frequencies (100 to 200 Hz), thus the losses of the converter can be reduced to 1% [17]. Besides,
as the semiconductors just withstand the submodule voltage VSM , only one switch is required,
simplifying the commutation control of these devices.
The main challenge of the MMC is the complex control required, both AC and DC current
components flow through the converter. Thus, it is required to control all these components
to ensure an adequate performance of the converter. Furthermore, it is necessary to guarantee
that the capacitor voltages of all the submodules are within suitable ranges. With this purpose,
the modulation of the converter has an important impact on the voltage balance between the
submodules within the same arm.
1Depending on the manufacturer, the submodule topology can be different [19–21]
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Figure 2.1: Modular multilevel converter electrical scheme
2.1. Multilevel modulation techniques
This section is based on the study presented in Publication I. Several modulation techniques are
detailed to generate the required output AC voltage of the multilevel voltage source converters.
These modulation strategies can be classified into: Carrier-Based PWM (CB-PWM) and Nearest
Level Modulation (NLM).
2.1.1. Carrier-based PWM
In a carrier-based PWM applied to an MMC with N submodules per arm, N carriers are
used to generate the firing signals for all the submodules. Combining their specications, as
frequency, amplitude, phase and DC offset, different modulation strategies have been proposed
in the literature. The CB-PWM techniques are classiffied into: Level-Shifted PWM (LS-PWM),
Phase-Shifted Carriers PWM-based (PSC-PWM) and Hybrid PWM (H-PWM). The LS-PWM is
characterized by placing N carriers in adjacent vertical bands. The PSC-PWM is characterized
by having N carriers with the same amplitude and frequency however, shifted in phase angles.
Lastly, the (H-PWM) merges some characteristics of the LS-PWM and PSC-PWM strategies.
Level-shifted PWM
Phase Disposition (PD), Phase Opposition Disposition (POD) and Alternate Phase
Opposition Disposition (APOD): the carriers have the same amplitude and frequency, but
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Figure 2.2: Principle of operation of an MMC with four submodules per arm
placed in different levels (offsets) [23]. The carriers on the PD method have the same phase
angle, as shown in Figure 2.3a. In POD, the carriers above the zero line voltage reference are in
phase opposition to those below, as shown in Figure 2.3b. In the APOD method, all the carriers
are alternatively in phase opposition, as depicted in Figure 2.3c.
The APOD, POD and PD strategies have been applied to a five-level MMC without any energy
balance strategy [24]. In those conditions, the balance among the capacitor voltages was not
controlled and they were not at the same level, leading to a considerable amount of harmon-
ics on the arm voltages and currents. These CB-PWM techniques are not suitable for MMC
applications without any additional control that ensures capacitor voltage balance [24].
Carrier Overlapping (CO): the carriers share the same frequency and phase, while the amp-
litude and offset are designed to overlap the adjacent bands as shown in Figure 2.3d [25]. The
overlapping distance between the adjacent carriers is half the value of their amplitude.
Variable Frequency (VF): it is a modification of the PD method and it was created to balance
the power loss distribution among levels in previous multilevel converter topologies [26, 27]. In
those converters, the switches placed on the top and bottom layers commuted more often than
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the ones placed on the intermediate levels. To adjust the transition asymmetry, a carrier with
higher frequency was implanted on the intermediate levels.
In MMCs, it is necessary to keep balanced the submodule capacitors. When the arm current
reaches its peak values, the voltages of the capacitors change quicklier, which forces to change
the inserted capacitors more often. Hence, higher frequencies on the top and bottom levels were
considered to change more often the active submodule as shown in Figure 2.3e [28].
Phase-Shifted Carrier PWM
The phase shifting technique was the first multi-carrier-based PWM strategy presented in the
literature. It was used to interleave n two-level converters that were connected in parallel [29]. All
the carriers have the same amplitude, frequency and offset, but phase-shifted by 2pi/n as shown
in 2.3f. This modulation mechanism can be used in MMC applications because theoretically its
performace autobalance the capacitor voltages [30]. In practice, the tolerance of the elements
makes that the submodules are slightly different and they need any kind of control to limit the
voltage difference among them [31,32].
Hybrid Carrier PWM
The hybrid-carrier techniques merge multiple CB-PWM techniques. According to their features,
they can only be applied to converters with pair number of submodules.
Phase-Shift Disposition (PSD): it is a combination of the PSC and PD modulation methods
[33–35]. It consists of placing two groups of N/2 carriers waves with the PSC disposition in two
adjacent bands with opposite phase as illustrated in 2.3g.
Carrier Overlapping Disposition (COD): it is a combination of the the CO strategy with
the LS-PWM strategies [36]. Two groups of N/2 overlapped carriers are placed in two contiguous
bands as Figure 2.3h shows.
2.1.2. Nearest level modulation
The Nearest Level Modulation (NLM) is a non-carrier method and suitable for MMC-HVDC
applications [20]. This approach obtains the number of submodules required N∗ by rounding
the product of the modulation index m and the total number of submodules N .
N∗ = round(mN) (2.1)
The NLM is depicted in Figure 2.3i. Greater the number of levels is, more accurate the output
waveform becomes.
For a high number of submodules, the NLM shows a clear reduction of the number of switching
events compared to other PWM-based modulations [30, 37], generating less power losses. The
NLM technique also produce less harmonic content on the grid currents than other approachs.
The NLM was first applied in MMC applications in 2010 [38], and, since then, it has been widely
used to drive this converter structure in HVDC applications [20,31,39,40].
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Figure 2.3: Currents obtained with direct modulation and open-loop control
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2.1.3. Modulation strategies comparison
The different characteristics of the previous modulation techniques affect differently to the sys-
tem, generating more or less switching losses and harmonic content.
The carrier-based PWM are more adequate for low and medium power applications because
they generate high frequency switching patterns, causing a considered amount of losses [40]. For
high power applications, the nearest level modulation techniques are more suitable [30]. This
strategy assumes that the MMCs have a large number of submodules. In case of low or medium
power applications, the number of submodules is reduced and the CB-PWM provides a better
performance.
For this initial analysis, the most relevant aspect is their influence on the balance of the sub-
modules within the same arm. Among the different CB-PWM techniques, only the phase-shifted
carrier PWM can balance the energy stored in the submodules theoretically. For this reason,
this modulation technique has been applied for the initial tests of the prototype.
2.2. Sorting algorithm
The modulation techniques presented above do not guarantee the voltage balance among all
the submodules of the same arm. This problem was tackled in [32], where a voltage-balancing
algorithm was presented, also called ”sorting algorithm”. This algorithm takes into account the
sense of the arm currents, all the capacitor voltages and the reference number of submodules to
be connected N∗. It is divided in three steps:
1. Sorting the voltage capacitors: the control receives all the measurements of the capa-
citor voltages and sorts them.
2. Checking the arm current sense: depending on the current arm sense, the submodule
capacitors is charging or discharging.
3. Upgrading the gate signals: if the reference number of submodulesN∗ changes, the gate
signals are upgraded following the next criteria. For a charging arm current, the capacitor
with the lowest voltage is inserted or that one with the highest voltage is disconnected. If
the current is discharging, the capacitor with the highest voltage is connected or that one
with the lowest voltage is bypassed.
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Chapter 3
MMC control schemes
In this chapter, the performance of the MMC is analyzed and two control schemes proposed in
the literature are studied [22, 41]. First, a mathematical analysis of the converter is provided,
identifying the main models that describes its behavior. Then, a deeper analysis is carried out
to design the control structure. As two different controls have been studied, two similar math-
ematical developments are presented. For a better explanation and to be as clear as possible,
some equations are repeated in both cases.
3.1. Mathematical analysis
Analysing the electrical model of the MMC (see Figure 3.1), equations (3.1) and (3.2) can be
obtained applying Kirchoff laws.
VDC
2
−Raiu − Ladiu
dt
− vu − vn = vs +Rsis + Lsdis
dt
(3.1)
− VDC
2
−Rail − Ladil
dt
+ vl − vn = vs +Rsis + Lsdis
dt
(3.2)
where La and Ra are the arm inductance and its internal resistance, Ls and Rs correspond to
the grid inductor, VDC is the DC bus voltage, vu and vl are the voltage applied by the upper
and lower arms, vn is the voltage in the neutral point n, which in balanced conditions is equal
to zero, and iu and il are the currents flowing through the upper and lower arms.
Adding and substracting both equations:
(vl − vu)− 2vs = Ra (iu + il) + La d
dt
(iu + il) + 2Rsis + 2Ls
dis
dt
(3.3)
VDC − (vu + vl) = Ra (iu − il) + La d
dt
(iu − il) (3.4)
The following variables have been defined to symplify the previous equations.
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Figure 3.1: Single-phase MMC electrical model
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(3.5)
where vdiff is the difference of the arm voltages and the voltage applied by the converter in the
AC side, vsum is the sum of the arm voltages, isum is inner current, is is the AC side current
and Req and Leq are the equivalent resistance and inductance.
Applying these variables changes to (3.3) and (3.4), the equations that represent the AC side
and the internal models of the converter can be obtained.
AC side model:
vdiff − vs =
(
Ra
2
+Rs
)
︸ ︷︷ ︸ is+
(
La
2
+ Ls
)
︸ ︷︷ ︸ ddt is
Req Leq
(3.6)
The AC side current is depends just on the grid voltage and the difference between the
voltage applied by the upper and lower arms.
Assuming that the current exchanged with the AC grid must have only the 50 Hz com-
ponent, both the grid voltage vs and the difference between the upper and lower arms
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voltages vdiff must have just this component. In case of having a DC component, it can
cause transformer saturation, which is undesirable.
As the MMC is a Voltage Source Converter (VSC), is can be controlled analogously to
any other VSC, as the AC side model is completely equivalent.
Internal model:
VDC − vsum = 2Raisum + 2La d
dt
isum (3.7)
Considering constant the DC bus voltage VDC , the inner current isum can be controlled
by the sum of the voltage applied by the arms vsum.
This current isum usually has DC and AC components, so the circuit must be analyzed
for both cases.
The DC component of the circulating current iDCsum can be used to regulated the total
energy stored in the different legs of the converter.
Regarding the AC components, the term VDC disappears from (3.7) and the AC component
of the internal current iACsum can be used to balance the upper and lower arms.
3.1.1. Average model
As the MMC can have a large number of submodules, a simulation including all the discrete
states would require a great computational effort. Then, an average simulation model can be
derived to obtain similar results besides reducing the simulation time. This simplified model
represents the energy stored in each arm as an equivalent capacitor (see Fig. 3.2), which is
charged or discharged based on the power exchanged by a voltage source that applies the voltages
commanded by the converter control scheme.
SMj1SMj2SMjN vj vcjΣicj
Figure 3.2: Submodules equivalent model
As the number of submodules that are connected in series changes with the insertion index n,
the effective capacitance of the equivalent capacitor is
Ceff =
C
Nn
(3.8)
Then, the variation of the sum of capacitor voltage of the arm j is
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dvΣcj
dt
=
1
Ceff
ij =
Nnj
C
ij (3.9)
The current source in the equivalent capacitor side must ensure the power balance between the
two sides. Combining (3.8) and (3.9), this current can be expressed as
icj = ijnj = ij
vjij
vΣcj
(3.10)
and, then, the capacitance of the equivalent capacitor can be stated as
Ceq =
C
N
(3.11)
The voltage inserted by the submodules of an arm can be computed using an insertion index n,
that indicates how many submodules are connected at time t. Hence, the voltage applied by the
arm j is
vj = njv
Σ
cj (3.12)
The insertion index must be in the range from 0, when all submodules are bypassed, to 1, when
all submodules are connected.
3.2. AC grid current control
As mentioned previously, the AC current exchange with the AC grid can be controlled by using
the AC side model of the converter. Figure 3.3 shows the equivalent model that will be used to
design the controllers [42]. The equation that describes the system is
vabcdiff − vabcs − vn = Reqiabcs + Leq
d
dt
iabcs (3.13)
where vn is the voltage of the neutral point of the AC grid that, in balanced conditions, is equal
to zero.
is
Leq Reqvdiffa
a
is
vdiffb
b
isc
vdiffc vn
Leq Req
Leq Req
vsa
vsb
vsc
Figure 3.3: Three-phase MMC AC side model
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To control three-phase systems, these are commonly represented in the qd0 reference frame,
using the Park transformation. In this case, the synchronous reference frame will be used.
This approach has the advantage that the variables to be controlled are constant instead of
sinusoidal signals, which allows the use of PI controllers instead of more complex ones. The
Park tranformation is given by
xqd0 = T (θ)xabc (3.14)
where xabc is a vector with the variables in the abc frame, xqd0 is a vector with the transformed
variables in the qd0 frame and
T (θ) =
2
3
 cos (θ) cos (θ − 2pi3 ) cos (θ + 2pi3 )sin (θ) sin (θ − 2pi3 ) sin (θ + 2pi3 )
1
2
1
2
1
2
 (3.15)
After the control, the variables must be expressed in the abc frame again, so the inverse of the
Park transformation is used:
xabc = T−1(θ)xqd0 (3.16)
where
T−1 =
2
3
 cos (θ) sin (θ) 1cos (θ − 2pi3 ) sin (θ − 2pi3 ) 1
cos
(
θ + 2pi3
)
sin
(
θ + 2pi3
)
1
 (3.17)
Then, applying the Park transformation to (3.13), the equations of the system can be expressed
in the qd0 frame
[
vqdiff
vddiff
]
−
[
vqs
vds
]
=
[
Req −Leqω
Leqω Req
] [
iqs
ids
]
+
[
Leq 0
0 Leq
]
d
dt
[
iqs
ids
]
(3.18)
where vqdiff and v
d
diff are the voltages applied by the converter in qd reference, v
q
s and vds are
the grid qd voltages, iqs and ids are the grid qd currents and ω is the electrical angular frequency
of the system.
Assuming that the angle of the grid voltage is known (it can be done using a Phase Locked Loop
(PLL)), the d component of the grid voltage is zero
(
vds = 0
)
and (3.18) can be written as
[
vqdiff
vddiff
]
−
[
vqs
0
]
=
[
Req −Leqω
Leqω Req
] [
iqs
ids
]
+
[
Leq 0
0 Leq
]
d
dt
[
iqs
ids
]
(3.19)
As it can be seen, the q and d components are coupled and they need to be decoupled to be
controlled independently. To do so, vqdiff and v
d
diff can be defined as[
vqdiff
vddiff
]
=
[
vˆqdiff + v
q
s − Leqωids
vˆddiff + Leqωi
q
s
]
(3.20)
where vˆqdiff and vˆ
d
diff are outputs of the current controllers and v
q
diff and v
d
diff are the voltages
applied by the converter.
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Substituting (3.20) in (3.19)
[
vˆqdiff
vˆddiff
]
=
[
Req 0
0 Req
] [
iqs
ids
]
+
[
Leq 0
0 Leq
]
d
dt
[
iqs
ids
]
(3.21)
and, applying the Laplace transform, the transfer function between the controller voltages and
grid currents are
Vˆ qdiff (s)
Iqs (s)
=
1
Leqs+Req
(3.22)
Vˆ ddiff (s)
Ids (s)
=
1
Leqs+Req
(3.23)
A PI controller can be used to avoid steady state error. To design the PI controller, the Internal
Model Control technique is applied [43]. This method is based on the inversion of the transfer
function of the controlled plant and then setting the PI to suppress the dynamics of the plant
and to apply the desired response. The transfer function of the controller Gc can be calculated
as:
Gc = G
−1
p Lp (3.24)
where G−1p is the inverse of the function of the plant to control and Lp is the desired open-loop
function. In this case, a first order response is wanted. So, Lp is:
Lp(s) =
1
τss
(3.25)
Applying the equations of this case (3.22), (3.23) and (3.25), the parameters of the current PI
controllers can be obtained:
GPI−s(s) =
Leqs+Req
τss
→ kp−s = Leq
τs
; ki−s =
Req
τs
(3.26)
where τs is the time constant of the current closed loop. This constant should be around ten times
smaller than the switching time and normally they are chosen in the order of a few miliseconds.
The AC side current control scheme is shown in Fig. 3.4. The output of this loop is the voltage
applied by the converter vdiff , which have to be modulated by the arm voltages.
3.3. Arm voltage references calculation
The arm voltage references have to be calculated in order to control the power exchange between
the AC and DC grids as well as the energy stored inside the converter. The first objective can
be achieved by controlling the voltage applied by the converter vdiff . According to the internal
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Figure 3.4: AC grid current control scheme
model of the MMC in (3.7), the stored energy can be controlled by means of isum. If the voltage
drop in the arm reactors va is
va = Raisum + La
d
dt
isum (3.27)
Then, the arm voltages can be defined as [22]:
vu =
VDC
2
− vdiff − va (3.28)
vl =
VDC
2
+ vdiff − va (3.29)
The introduction of the terms vdiff and va into the arm voltage references allows to accomplish
the objetive of controlling the power exchange and energy stored in the converter. The term
VDC ensures to maintain the DC bus voltage in a desired level.
This voltage reference can be modulated by using two different approachs: the direct and the
indirect modulation. The direct modulation obtains the modulation index n by dividing the
voltage reference by the DC voltage:
nj =
vj
VDC
(3.30)
while the indirect modulation divides by the sum of the capacitors:
nj =
vj
vΣcj
(3.31)
The election of one or another method has important effects on the converter performance, as
shown in next sections.
3.4. Direct modulation
In the direct modulation, the insertion index is calculated after the ratio of the reference voltage
and the DC bus voltage (see (3.30)), as shown in Fig. 3.5. In order to illustrate the operation of
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the direct modulation, a simulation example has been prepared based on the parameters shown
in Table 3.1. According to (3.12), the voltage applied by the arms is defined as the product
between the insertion index and the sum of the capacitor voltages of that arm. These two terms
have, at least, a DC component and an alternating component at 50 Hz. Multiplying them, a
100 Hz component appears in the voltage applied (see Figs. 3.6c and 3.6d). This 100 Hz voltage
component produces currents in the arms at such frequency (the upper arm current is shown
in Figs. 3.6g and 3.6h). Hence, a circulating current at the same frequency appears (see Figs.
3.6e and 3.6f). These undesired harmonics increase the amplitude of the voltages and currents,
causing more losses, reducing the efficiency and forcing to increase the rate of the components
used. On the other hand, under balanced conditions, this strategy autobalance the energy stored
in the arms without energy control.
VDC/2
vdiff
vsum=0
+__
+
+_
VDC
x_
x
_
Vu
Vl
nl
nu
Figure 3.5: Block diagram of the direct modulation approach
Table 3.1: MMC parameters used for the simulations
Parameter Symbol Value Unit
Rated power S 526 MW
Rated power factor cosφ 0.95 (c) -
AC side voltage Vs 320 kV RMS ph-ph
DC voltage VDC ±320 kV
Grid equivalent impedance Zgrid 0.01+j0.1 pu
Phase reactor impedance Zs j0.05 pu
Arm reactor impedance Za 0.01+j0.2 pu
Submodules per arm N 400 submodules
Submodule capacitance CSM 8 mF
3.5. Indirect modulation
The indirect modulation calculates the insertion index dividing the reference voltage by the sum
of the capacitor voltages, as in (3.31). Fig. 3.7 shows the block diagram with the modifications
from the previous case. This modulation leads to cancel out the term vΣcj and eliminating the
second-order harmonics from the inserted voltage vj (see Figs. 3.8a and 3.8b). Consequently, the
arms currents (upper arm currents are shown in Figures 3.8e and 3.8f) and the inner currents
do not have a 100 Hz component (see Figures 3.8c and 3.8d). As the DC component of the
circulating current is not being controlled, it is zero. Therefore, when the AC current is different
from zero, the power exchange is not balanced between AC and DC sides and the capacitor
voltages become unstable. So, it is necessary to add energy controllers in order to maintain an
adequate control of the converter.
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Figure 3.6: Results for the direct modulation: sum of capacitors voltages (a) and FFT
(b); voltage applied by the upper arm (c) and FFT (d); circulating current (e) and FFT (f);
upper arm current (g) and FFT (h); AC grid current (i) and FFT (j)
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Figure 3.7: Block diagram of the indirect modulation approach
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Figure 3.8: Results for the indirect modulation: voltage applied by the upper arm (a) and
FFT (b); circulating current (c) and FFT (d); upper arm current (e) and FFT (f); AC grid
current (g) and FFT (h)
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3.5.1. Energy control
One of the issues of the MMC topology is that it is necessary to control the energy stored (or
its voltage) in the capacitors. There are different levels in this energy control:
Total phase energy: it is necessary to maintain the energy stored in each leg at a desired
level. The reference for the total energy typically corresponds to the energy stored in the
capacitors of the whole leg when charged to the DC voltage.
Energy balance between arms in the same phase: the upper and lower arms of the
different legs must be balanced.
Energy balance between submodules in the same arm: every submodule must
have the same voltage. In the simulations presented in this document, the average model
has been used, so that the different submodules do not appear and their balance is not
necessary. Nevertheless, by applying sorting algorithms the submodule voltages can be
balanced.
Energy dynamics
The energy stored in the converter can be controlled by means of the inner current isum, as
shown in (3.7). The total energy stored in the capacitors of the arm j can be expressed as
WΣcj =
C
2
N∑
i=1
v2cji (3.32)
where WΣcj is the energy stored in the capacitors of the arm j, C is the capacitance of each
capacitor and vcji is the voltage of the capacitor i of the arm j, with i = 1..N and j = u, l.
Considering that all the capacitors are equally charged and, consequently, the energy stored in
the N submodules is the same for all of them, (3.32) can be rewriten as
WΣcj = N
C
2
(
vΣcj
N
)2
=
C
2N
(
vΣcj
)2
(3.33)
where vΣcj is the sum of the N capacitor voltages of the arm j. The variation of the energy stored
in the upper and lower arms can be expressed as
dWΣcu
dt
= iuvu (3.34)
dWΣcl
dt
= ilvl (3.35)
Then, substituting the expressions of the currents and voltages in (3.34) and (3.35)
dWΣcu
dt
=
(
is
2
+ isum
)(
VDC
2
− vdiff − va
)
(3.36)
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dW∆cl
dt
=
(
is
2
− isum
)(
VDC
2
+ vdiff − va
)
(3.37)
The total energy stored in a leg and the energy unbalance between the upper and lower arms
are
WΣc = W
Σ
cu +W
Σ
cl (3.38)
W∆c = W
Σ
cu −WΣcl (3.39)
Differentiating and introducing (3.36) and (3.37)
dWΣc
dt
= (VDC − 2va) isum − vdiff is (3.40)
dW∆c
dt
=
(
VDC
2
− va
)
is − 2vdiff isum (3.41)
From equations (3.40) and (3.41), some conclusions can be drawn:
As isum is multiplying VDC in (3.40), its DC component can be used to control the power
exchange with the DC grid. If the power of both AC and DC sides are controlled, the total
energy stored in the converter can be set to a desired level. Then, the total energy stored
in the converter can be controlled by means of the DC component of isum.
In (3.41), isum is multiplying the voltage applied by the converter vdiff , that just has a 50
Hz component. Then, the alternating component at 50 Hz of isum can be used to control
the energy unbalance between the upper and lower arms.
Total energy and energy balance control
As exposed before, the energy in the converter can be controlled by means of the different
components of the inner current isum. This current is not controlled directly, but through va.
Two PI controllers have been added to control the total energy stored in the leg WΣc and the
difference of the energy stored in the upper and lower arms W∆c . The reference for the total
energy is the energy stored in the phase as if all the submodules are charged to the nominal
voltage VDC/N , while the reference for the energy difference has been set to zero to maintain
both arms at the same energy. The output of the total energy controller is the DC component
of va and the output of the balancing controller is the amplitude of the 50 Hz component.
This alternating component of the current has the complexity that must be in phase with the
voltage applied by the converter vdiff . The phase of this voltage is known, so adding the delay
between isum and va produced by the arm impedance, the phase of the differential voltage can
be determined.
As the energy is calculated multiplying the capacitor voltages, a small second order harmonic
component appears in va. However, this small component in the voltage can be translated to a
considerable second order component in isum due to the small arm impedance.
Carlos Collados Rodr´ıguez
Design, control and testing of a modular multilevel converter prototype 29
Supressing double line harmonics notch filters
To ensure that the 100 Hz component does not appear, a notch filter has been added to the
system after the energy controllers. The transfer function of a notch filter that eliminates a
specific frequency ωn can be written as
Nωn =
s2 + ω2n
1 + 2ωn/Q+ ω2n
(3.42)
where Q is the quality factor of the filter. In this case, the frequency to eliminate corresponds
to 100 Hz and a quality factor of 3 has been chosen.
Figure 3.9 shows the block diagram of the energy control loop.
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WcΔVclΣ
VcuΣ x2
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Figure 3.9: Total energy and energy balance control scheme with notch filters
Results
The energy control and the notch filters have been added to the control with the direct modu-
lation and the results are shown in Figure 3.10. The capacitor voltages are regulated correctly
and the inner current and the arm currents do not present the second harmonic.
3.5.2. Dynamic response
One important feature when designing a control loop is to define the time response of the system.
For this reason, a nominal power step has been applied to the previous system. A first-order filter
has been used in the reference power for a softer response. The results are depicted in Figure
3.11. The AC grid magnitudes are controlled properly, with a first-order response according to
the specifications, but the DC magnitudes have non-desired oscillations, reaching values almost
50% higher than the nominal value. These oscillations also affect the capacitor voltages, that
get stabilized 0.6 seconds after the step. As this control scheme does not regulate the currents,
when the voltage reference is applied, there is a delay in the current. Therefore, the control can
not work properly for a response as fast as required to compensate the input step.
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Figure 3.10: Results for indirect modulation with energy control: sum of capacitors
voltages (a) and FFT (b); voltage applied by the upper arm (c) and FFT (d); circulat-
ing current (e) and FFT (f); upper arm current (g) and FFT (h); AC grid current (i) and
FFT (j)
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Figure 3.11: System response to a nominal power step of the first control approach
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3.6. Control design based on the different current components
The previous MMC control scheme regulates directly the energy of the different capacitors,
without any control of the inner currents. Thus they can reach large values during transients
and undesired harmonics can flow to the DC side. This issue is tackled in [41], where a control
scheme is presented to regulate all the current components flowing through the converter, as
well as the energy stored and the power exchange with the AC side.
To identify the role of each current, a similar current analysis has been carried out but from
another point of view, applying some transformations and introducing new variables. Then,
the references for all the current components are generated by an upper level that controls the
energy stored in the capacitors and the energy exchange between the DC and AC sides.
3.6.1. Current analysis
Following the analysis in Section 3.1 and taking the AC side and internal model equations:
vdiff − vs = Reqis + Leq d
dt
is (3.43)
VDC − vsum = 2Raisum + 2La d
dt
isum (3.44)
Considering the vectors vabcdiff , v
abc
s , v
abc
sum, i
abc
s and i
abc
sum, the equations of the system can be
rewritten for a three-phase converter:
vabcdiff − vabcs = Reqiabcs + Leq
d
dt
iabcs (3.45)
VDC − vabcsum = 2Raiabcsum + 2La
d
dt
iabcsum (3.46)
Both vsum and vdiff has AC and DC components and the system needs to be analyzed for both
cases.
AC analysis
As mentioned before, to understand the roles of all the components of the current, it is useful to
differentiate the homopolar component from the other ones. Then, for the AC analysis, (3.45)
is better expressed using phasor notation:
V abcdiff − V abcs = ZeqIabcs (3.47)
where Zeq is a 3x3 diagonal matrix with the term Req + jωLeq at the diagonal. The symmetrical
components in a three-phase system can be obtained applying the Fortescue transformation [44].
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X+−0 = FXabc (3.48)
where + indicates the positive sequence, − is referred to the negative component and 0 to the
homopolar or zero sequence. The Fortescue matrix transformation F is defined as:
F =
1
3
 1 p2 p1 p p2
1 1 1
 (3.49)
where p = e
j
−2pi
3 . Then, multiplying the AC side model equation by F and clearing Is up:
I+−s =
V +−diff − V +−s
Zeq
(3.50)
The zero sequence has been removed from the result because it is assumed that there is no
neutral connection and, therefore, this component is equal to zero. The positive and negative
sequences of the current I+−s are used to control the power exchange with the AC grid. In the
same way as in the AC side model, the Fortescue transformation can be applied to the internal
model. Then, multiplying the phasor domain expression of (3.46) by F :
I+−0sum = −
V +−0sum
2Za
(3.51)
where Za is a 3x3 diagonal matrix with the term Ra + jωLa at the diagonal. The positive
and negative sequence of the inner current I+−sum are used to balance the energy between the
upper and lower arms of the same phase by means of the power exchange between them. The
homopolar component I0sum should be zero to avoid AC dynamics in the DC bus.
DC analysis
For the DC analysis, only the DC components of the magnitudes presented in equations (3.45)
and (3.46) are relevant. Pure AC components and the derivatives of the current are removed
from them. Thus, the AC side and internal models regarding just the DC components are:
V abcDCdiff = Reqi
abcDC
s (3.52)
VDC − V abcDCsum = 2RaiabcDCsum (3.53)
As in the AC analysis, the zero sequence component of the current should be differentiated from
the rest of the components. To achieve this, the Clarke transformation can be applied to DC
magnitudes [45].
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Xαβ0 = CXabc (3.54)
The Clarke transformation matrix is defined as:
C =
1
3
 2 −1 −10 −√3 √3
1 1 1
 (3.55)
Applying the Clarke transformation to (3.52) leads to:
V αβDCdiff = ReqI
αβDC
s (3.56)
The zero sequence component is zero due to the three-wire connection, as in the AC analysis.
The rest of the DC components of the current (IαβDCs ) should be controlled to zero to avoid
transformer saturation by means of V αβDCdiff . Additionally, applying (3.55) to (3.53) leads to:
iαβDCsum = −
V αβDCsum
2Ra
(3.57)
and
i0DCsum =
VDC − V 0DCsum
2Ra
(3.58)
The zero sequence of the inner DC current i0DCsum is used to exchange power between the converter
and the DC bus. It can be controlled by means the V 0DCsum . Regarding i
αβDC
sum , it is the current
that flows among the different legs and, thus, can be used to balance the energy stored in them.
This feature can be important in case of unbalances in the AC grid, when the power exchanged
can be different in the three phases.
3.6.2. Converter current components uses
Due to the complexity of the system, it may be useful to summarize the different current com-
ponents and their uses in the converter control. It should be noticed that there are two different
currents: the grid current iabcs and the inner current i
abc
sum. They both have AC and DC compon-
ents:
Grid AC current components I+−0s : to decouple the zero sequence from the rest of the
current, the AC currents are expressed in the Fortescue domain.
• Positive and negative sequences I+−s : these currents are used to exchange active and
reactive power with the AC grid. Thus, they must be regulated continuously.
• Zero sequence I0s : this component is zero due to the three-wire connection of the
converter.
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Grid current DC components Iαβ0DCs : to decouple the zero sequence from the rest of the
current, the Clarke transformation is applied to DC magnitudes.
• α and β components IαβDCs : DC currents are undesirable in the AC grid, because
they could cause saturation in transformer cores. Then, these α and β components
should be regulated to zero.
• Zero sequence current I0DCs : this component is zero due to the three-wire connection
of the converter.
Inner AC current components I+−0sum : to decouple the zero sequence from the rest of the
current, the AC currents are expressed in the Fortescue domain.
• Positive and negative sequence currents I+−sum: these components are used to exchange
energy between upper and lower arms and, therefore, the energy difference between
arms can be regulated. There may be transient energy unbalances during power
changes or AC voltage variations.
• Zero sequence current I0sum: to avoid AC currents flowing through the DC link, this
component should be controlled to zero. This AC zero sequence component is different
from the DC zero sequence component, which is used to exchange power between the
converter and the DC bus.
Inner current DC components Iαβ0DCsum : to decouple the zero sequence from the rest of the
current, the Clarke transformation is applied to DC magnitudes.
• α and β currents IαβDCsum : these components are used to compensate the energy de-
viation in the converter legs. There may be unbalances in the energy stored in the
different legs if the power exchange with the AC grid is not balanced. This is pro-
duced, for example, during an unbalanced voltage sag.
• Zero sequence current I0DCsum : this component is used to exchange energy with the DC
bus. Then, if the converter injects or absorbs power from the DC grid, I0DCsum will be
different from zero.
3.6.3. Converter control
In this section, the methodology proposed in [41] will be followed to design the converter control.
The main objective of this strategy is to ensure the power exchange between the AC and DC grids
while ensuring that the energy stored in the arms is within acceptable ranges and avoiding large
deviations. This control should be applied under any grid condition. To reach this objective,
the control scheme is divided in different parts:
Current reference calculation for grid and inner currents for any AC grid condition
Current controller design to track AC and DC references for the grid and inner currents
Energy controller design to balance the energy stored in all arms
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AC side model
isαβ0DC
is+ is0
isum+
isum0
isumαβDC
isum0DC
Internal model
AC
DC
Figure 3.12: Current components flowing through an MMC
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Then, the control scheme for an MMC is based in different nested controllers: a high level
controller for the power and energy stored in the converter and a lower level current controller.
The first controller generates the current references that should be tracked by the second one,
which, at the same time, produces the output voltage that must be applied by the converter.
Current reference calculation
AC grid current reference calculation
DC component of the AC grid current
As mentioned before, the references of α and β components IαβDCs are set to zero to avoid
transformer saturation, while the zero sequence component I0DCs is always zero due to the
three-wire connection.
AC component of the AC grid current
The AC components can be calculated using the same methodology as in two-level VSC con-
verters. In this methodology, the positive sequence is controlled to achieve the desired active
and reactive power exchange, while the negative is set to zero even in unbalanced conditions.
To simplify the calculation, these references are obtained in the qd frame by using the Park
transformation.
Applying the Park transformation to voltage and current of the grid, the active and reactive
power P and Q depending on the qd components of the voltage and current are:
P =
3
2
(
vq+s i
q+
s + v
d+
s i
d+
s
)
(3.59)
Q =
3
2
(
vq+s i
d+
s − vd+s iq+s
)
(3.60)
Using the angle of the positive sequence for the Park transformation (it can be obtained using
a Phase Locked Loop), the term vds is zero, and the current references can be expressed as:
iq+∗s =
2
3
P ∗
vq+s
(3.61)
id+∗s =
2
3
Q∗
vq+s
(3.62)
where P ∗ and Q∗ are the references of active and reactive power respectively.
Thus, the active and reactive power can be controlled independently by means of the iq+s and
id+s .
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Inner current reference calculation
DC component of the inner current
As a reminder, the zero sequence component I0DCsum is used to exchange power with the DC bus,
while the α and β components are used to exchange power between legs in order to balance
the energy stored within them. It is useful to defined new variables to simplify the following
calculations:
Pt , Pa + Pb + Pc
Pa→b , Pa − Pb
Pa→c , Pa − Pc
(3.63)
where Pj ≈ V DCIjDCsum , Pt is the power exchanged with the DC bus and Pa→b and Pa→c are the
power exchanged between phases a and b and between a and c, respectively.
Assuming that the voltage drop in the inductors is negligible, the current references in the Clarke
reference frame can be expressed as:
IαDC∗sumIβDC∗sum
I0DC
∗
sum
 = 1
3 V DCt
0 1 10 √3 −√3
1 0 0
 P ∗tP ∗a→b
P ∗a→c
 (3.64)
AC component of the inner current
The positive and negative sequences of the inner current i+−sum are used to exchange power between
the upper and lower arms, while the zero sequence component i0sum is set to zero to avoid AC
currents in the DC link. Looking at (3.50) and assuming that the impedance Zeq is small, it
can be stated that the voltage applied by the converter will be very similar to the voltage of the
AC grid. Regarding the AC voltage of the upper and lower arms, they will have opposite sign.
Then, considering that the system is balanced, the voltages of the upper and lower arm are:
V abcl ≈ −V abcu ≈
√
2

V +s cos(ωt)
V +s cos(ωt−
2pi
3
)
V +s cos(ωt+
2pi
3
)
 (3.65)
where V +s is the positive sequence of the AC grid voltage.
On the other hand, the AC inner current can be expressed as:
iabcsum =
√
2

I+sum cos(ωt+ φ) + I
−
sum cos(ωt+ α)
I+sum cos(ωt+ φ−
2pi
3
) + I−sum cos(ωt+ α+
2pi
3
)
I+sum cos(ωt+ φ+
2pi
3
) + I−sum cos(ωt+ α−
2pi
3
)
 (3.66)
where φ and α are the angles of the positive and negative sequences of the inner current with
respect to the positive sequence of the AC grid voltage.
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The power exchanged between upper and lower arms can be calculated multiplying the AC
voltage of the arms by the AC inner current for the three phases. Thus, multiplying the two
previous vectors and eliminating the alternate component, the power exchanged between upper
and lower arms is obtained:
P al→u(t) = V
+
g I
+
sum cos(φ) + V
+
g I
−
sum cos(α) (3.67)
P bl→u(t) = V
+
g I
+
sum cos(φ) + V
+
g I
−
sum cos
(
α+
4pi
3
)
(3.68)
P cl→u(t) = V
+
g I
+
sum cos(φ) + V
+
g I
−
sum cos
(
α− 4pi
3
)
(3.69)
To exchange energy between the arms, just the active power is needed. Thus, φ has been set to
zero. As the currents are controlled in the Clarke reference frame, this transformation has been
also applied to the three previous powers. Thus, the three new variables are:
P1 =
2P al→u − P bl→u − P cl→u
3
= V +g I
−
sum cos(α) (3.70)
P2 =
−√3P bl→u +
√
3P cl→u
3
= −V +g I−sum sin(α) (3.71)
P3 =
P al→u + P
b
l→u + P
c
l→u
3
= V +g I
+
sum (3.72)
In (3.70) and (3.71), the expressions of the negative sequence current in the synchronous reference
frame are found [42]:
I−qsum = I
−
sum cos(α) (3.73)
I−dsum = −I−sum sin(α) (3.74)
Finally, the current references calculation can be obtained from the power references given by
the energy controllers:
I−qsum =
P1
V +g
(3.75)
I−dsum =
P2
V +g
(3.76)
I+sum =
P3
V +g
(3.77)
It should be noticed that these currents are not expressed in the Clarke domain. So, it is necesary
to apply the rotation matrix to I+sum and an antirotation to I
−q
sum and I−dsum. The reference for
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this rotation is the angle of the positive sequence of the AC grid voltage. After the calculation
of the Clarke components for both sequences (I+αsum, I
+β
sum, I−αsum, I
−β
sum), it is just needed to sum
the corresponding ones to obtain the whole α and β components Iαsum and I
β
sum, that will be the
references for the controllers.
3.6.4. Current controllers design
As stated before, the current contains both AC and DC components, which means that the
controllers must follow references and reject disturbances for both components. So, the Park
transformation does not provide any advantage. Instead, the Clarke transformation is applied
to decouple the zero sequence from the rest of the current. Hence, the current control has been
implemented in the αβ0 domain. So, applying the Clarke transformation (3.55) to the voltage
equations of the AC side (3.45) and internal model (3.46) leads to:
V αβdiff − V αβs = ReqIαβs + Leq
d
dt
Iαβs (3.78)
VDC − V αβ0sum = 2RaIαβ0sum + 2La
d
dt
Iαβ0sum (3.79)
These two models are decoupled and both currents Iαβs and I
αβ
sum can be controlled independ-
ently. So, the control system will be designed independently for both currents. There are
different approaches to track AC and DC magnitudes simultaneously. One of them is combining
proportional-integral (PI) controllers, to follow DC magnitudes and to ensure zero steady state
error, with resonant (R) controllers, tuned to follow the alternate magnitudes at a specified
frequency. Using these two elements it is possible to track both AC and DC references.
To design the PI controller, the same methodology as in Section 3.2 is applied. The transfer
functions of the AC grid and inner currents, deduced from (3.78) and (3.79), are:
Gjs(s) =
Ijs
V jdiff − V js
=
1
Leqs+Req
(3.80)
Gjsum(s) =
Ijsum
VDC − V jsum
=
1
2Larms+ 2Rarm
(3.81)
where the superindex j refers to the αβ0 components. These functions are equivalent to the one
in the previous case. As above, a first-order response is wanted. So, the parameters of the PI
controllers for the currents are:
GPI−s(s) =
Leqs+Req
τss
→ kp−s = Leq
τs
; ki−s =
Req
τs
(3.82)
GPI−sum(s) =
2Larms+ 2Rarm
τsums
→ kp−sum = 2Larm
τsum
; ki−sum =
2Rarm
τsum
(3.83)
where τs and τsum are the time constants of the grid and inner current close loops.
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Figure 3.13: Current response front DC and AC changes
For the design of the resonant controller, also the IMC method has been used. In this case, the
magnitude to control is a 50 Hz signal and the desired open-loop response of the system is:
L′p(s) =
2ωcs
s2 + 2as+ ω20
(3.84)
where ω0 is the angular frequency of the controlled signal (2pi50 rad/s in this case) and a and
ωc determine the frequency response of the system. The lower ωc, the lower the bandwith and
gain at the frequency ω0, a also affects to the gain at ω0 and phase. The values chosen for these
parameters are a = 0.04 and ωc = 2pi40 rad/s.
Then, the functions of the resonant controllers are:
GR−s(s) =
2ωcLeqs
2 + 2ωcReqs
s2 + 2as+ ω20
(3.85)
GR−sum(s) =
4ωcLarms
2 + 4ωcRarms
s2 + 2as+ ω20
(3.86)
Figure 3.13 shows how the different components of isum are independent and can follow DC and
AC references.
3.6.5. Energy controllers design
The energy stored in the different arms of the converter should be regulated to avoid important
deviations during the operation. As there are six arms, six different controllers are needed.
This energy control provides the power references to calculate the current references of the inner
currents. Then, the energy stored within the different arms of the converter is regulated by
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means of the inner currents. As in previous sections, new variables are defined to simplify some
calculations:
Et = (E
a
u + E
a
l ) + (E
b
u + E
b
l ) + (E
c
u + E
c
l ) (3.87)
Ea→b = (Eau + E
a
l )− (Ebu + Ebl ) (3.88)
Ea→c = (Eau + E
a
l )− (Ecu + Ecl ) (3.89)
Ejl→u = E
j
u − Ejl (j = a, b, c) (3.90)
where Et is the sum of the energy stored in the different arms or total energy stored in the
converter, Ea→b and Ea→c are the energy differences between the legs a and b and between the
legs a and c respectively, and Ejl→u is the energy difference between the upper and lower arms
of the phase j, that can take the values j = a, b, c. Six controllers regulate the six new energy
variables defined. The energy stored in each arm can be calculated as
Ejk =
1
2
CSM
N
vjsum−k (j = a, b, c) (k = u, l) (3.91)
where CSM is the capacitance of each submodule, N is the number of submodules in an arm,
vjsum−k, where k refers to upper u or lower l arms and j refers to the phase a, b or c.
The total energy of the converter Et is modified when the powers exchanged between AC and
DC networks do not match. If the input power is higher than the output power, the total energy
stored in the capacitors will rise, and viceversa. The total energy can thus be regulated by means
of the AC or the DC powers. In this control scheme, the AC power is controlled independently
and the total energy will be regulated using the DC power reference P ∗t . Meanwhile, there could
be energy differences between legs Ea→b and Ea→c due to an unbalanced active power exchange
with the AC grid, for example during voltage unbalances, when each phase injects or absorbs a
different amount of power. To avoid large deviations between phases, these energy differences
can be controlled by means of the DC power exchanged between phases P ∗a→b and P
∗
a→c. There
can also be energy deviations between upper and lower arms during transients. This mismatch
is controlled by means of the inner AC power P j∗l→u, with j = a, b, c.
The references of this energy control must be fixed properly for an adequate operation of the
converter. In the case of the energy difference between legs and upper and lower arms, the
reference is set to zero, because the same value for all arms is desired. However, the total energy
reference is such that ensures that all capacitors are charged to the desired voltage. In normal
operation, the voltage sum of all the capacitors of the same arm is the DC bus voltage VDC .
Then, the total energy reference can be calculated as
E∗t = 6Earm = 6
1
2
CSM
N
(V ∗DC)
2 (3.92)
Before designing the energy controllers, it should be noticed that the energy has harmonic
oscillations due to the AC ripple of the voltage of the capacitors. To eliminate these oscillations,
at the line and double-line frequencies, a notch filter is introduced to the system.
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The energies can be regulated using PI controllers. To design these regulators, a simplified
system has been used. The system for the total energy controller is shown in Figure 3.14. A
feed-forward with a first-order function F has been introduced to the system to anticipate the
power changes. The function Gisum is a first-order function to consider the delay introduced by
the current loop. Finally, an integrator is used to obtain the energy from the power.
EtEt* PI NPffw Pt* PdPt s1+ F Gisum
Figure 3.14: Simplified system to design the energy controllers
The controllers have been designed to reject a disturbance Pd equal to the nominal power allowing
a maximum error of 10% and a settling time of 1 second. The step response of the previous
system is shown in Figure 3.15, that confirms the good behavior of the controllers.
0 0.2 0.4 0.6 0.8 1
0.9
0.95
1
1.05
Time [s]
En
er
gy
 [p
u]
Figure 3.15: Step response of the energy
3.6.6. Results
This new control system (shown in Fig. 3.16) has been simulated with the parameters shown in
Table 3.1. To confirm its good performance, the same test than before has been applied to the
system: the power reference from zero to nominal value following a first-order function with a
time constant of 25 ms. The results are shown in Figure 3.17. The AC response is equivalent
to the one obtained in the previous case (see Figure 3.11), but the DC response is considerably
improved. The capacitor voltages drop at the beginning due to the power step, but the energy
controllers are able to correct. As a result, all the capacitor voltages are balanced at the desired
voltage level.
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Figure 3.16: Total MMC control scheme
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Figure 3.17: System response to a nominal power step
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Chapter 4
Lab-scale MMC prototype design
4.1. Overview
One of the main objectives of this thesis is to develop the hardware, a three-phase MMC, to
validate the different control strategies explained in Chapter 3. The parameters of the prototype
are listed in Table 4.1. The multilevel converter has 6 submodules per arm, so it is a 7-level
converter. The rated power of the converter is 5 kW, while the AC voltage has been set to 230 V
RMS line to line and the RMS value of the current in each phase of the AC grid is 12.55 A. The
minimum operational DC voltage must be higher than the rectification voltage of the converter.
Thus, for this application a voltage of 600 V has been considered. This leads to a maximum
voltage of 100 V in each submodule. The current through the DC bus is, thus, 8.33 A. Then,
the current through the submodules, that is the same that flow in the arms, is the combination
of half of the AC phase current and one third of the DC current. Then, the maximum current
in the submodules is 11.6 A.
Table 4.1: Rated prototype parameters in steady state conditions
Parameter Value
Power 5 kVA
AC voltage 230 V (line to line)
AC current (RMS) 12.55 A
DC voltage 600 V
DC current 8.33 A
Number of submodules per arm 6
Each submodule has been designed to operate as full-bridge or half-bridge configuration. Ini-
tially, the submodules operate as half-bridge converters, so just two of the four switches are
used. Then, a total of 72 PWM signals are needed, assuming that each switch has its own firing
signal. The system also needs 46 ADCs, corresponding to 36 submodule capacitor voltage meas-
urements, 6 arm current measurements, 3 voltage measuments for each phase of the AC grid
and one more for the DC voltage. The capacitor voltage is directly measured in the submodule
PCB and then sent to the control board while the rest of the measurements are done externally.
To meet these requirements one control board is used to control each converter leg. Each board
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includes 24 PWM ports and 24 ADCs. So, three control boards are needed, one per phase, to
generate the PWM signals and get the capacitor voltage measurements. These three control
boards will be in charge of the sorting algorithm. For the energy and current control, another
DSP-based control board will be used as a master controller. Then the number of submodules
that should be connected is sent to each leg control board, which executes the sorting algorithm
and generates the PWM signals. These PWM signals are finally distributed to the different
submodules using an intermediate board.
Lower armUpper arm
Control leg A
Adapt.
SM SM
Adapt.
SM SM
Adapt.
SM SM
EU
EL
N*
Control leg B Control leg C
Master control
12x FLT
12x Vcap
24x PWM
12x RST
1x FLT
1x Vcap
2x PWM
1x RST
Figure 4.1: Boards connections scheme of the MMC prototype
4.2. Submodule capacitance
The capacitor is the element that defines the voltage of each submodule and, inserting or by-
passing them, the output voltage is generated. Then, the more submodules, the more levels will
be available to apply voltage. The capacitance of the submodule is a very important parameter
of an MMC. To size it, it is considered that the converter is operating in steady state and all
the arms are balanced. The voltages and currents in each arm of the converter are:
vu(t) =
1
2
VDC − vˆdiff sin(ωt) = 1
2
VDC(1−m · sin(ωt)) (4.1)
iu(t) =
1
3
IDC +
1
2
iˆs sin(ωt+ ϕ) =
1
3
IDC(1 + k · sin(ωt+ ϕ)) (4.2)
where m and k are
m =
2vˆdiff
VDC
(4.3)
k =
3ˆis
2IDC
(4.4)
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The power exchanged by one of the arms is the product of the voltage and current:
Pu(ωt) =
1
6
VDCIDC(1 + k · sin(ωt+ ϕ))(1−m · sin(ωt)) (4.5)
The difference of the total energy stored in an arm can be found integrating the power. For a
half cycle, the integration limits x1 and x2 are defined as [46]:
x1 = −ϕ− arcsin
(
1
k
)
; x2 = pi − ϕ+ arcsin
(
1
k
)
(4.6)
And the different of the total energy stored in an arm is:
∆Earm =
∫ x2
x1
Parm(ωt)d(ωt) =
2
3
S
m · ω
(
1−
(
m · cos(ϕ)
2
)2)3/2
(4.7)
Considering that all the N submodules are balanced and store the same energy, the difference
of the energy stored in a capacitor is
∆ESM (m) =
2
3
S
m ·N · ω
(
1−
(
m · cos(φ)
2
)2)3/2
(4.8)
The enegy stored by a capacitor is defined as
EC =
1
2
CSMV
2
SM =
1
4ε
∆ESM (4.9)
Then the minimum capacitance can be calculated as
CSM =
∆ESM
2εV 2SM
=
1
3εV 2SM
S
m ·N · ω
(
1−
(
m · cos(ϕ)
2
)2)3/2
(4.10)
where ∆ESM is the energy stored by the capacitor
ε is the maximum allowed voltage ripple
S is the aparent power
N is the number of the submodules
m is the index defined in (4.3)
ω is the natural pulsation of the grid
cos(ϕ) is the power factor
Allowing a maximum voltage ripple of 15%, taking cosφ = 0.95, and replacing the parameters of
Table 4.1, the minimum capacity for the submodule is 863 µF. In order to reduce the submodule
PCB dimensions, twelve capacitors of 82 µF have been placed, for a total capacity of 984 µF.
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4.3. Switches
The two main types of switches used in power converters are IGBTs (Insulated Gate Bipolar
Transistor) and power MOSFETs (Metal Oxide Semiconductor Field Effect Transistor). The
main common characteristic of these devices is that both are voltage controlled transistors.
However, they are internally built differently and their applications also differ. While MOSFETs
are suited for low power and voltages applications, operating at high frequencies, the IGBTs
can deal with higher voltages but can only operate at lower switching frequencies. A qualitative
comparison between conventional IGBTs and MOSFETs is shown in Figure 4.2.
Frequency	[kHz]100 101 102 103
250500
7501000
1250
Voltage
	[V] IGBT MOSFET
MOSFET
IGBT
?
Figure 4.2: Comparison of conventional IGBTs and MOSFETs
The requirements for the switches are:
Maximum voltage: 100 V
Maximum current: 11.6 A
Switching frequency: < 10 kHz
Gate voltage: depends on the driver
Reduced switching and conduction losses
The maximum voltage per submodule is 100 V, but during the switching operation this value
can be considerably higher. The possible failures in the submodules can be also considered. If
one submodule is damaged, the converter can remain connected using the other submodules,
that will withstand a higher voltage. So, taking this into account, three models of IGBTs
and MOSFETs present in the market have been selected as candidates for the application.
Their main characteristics are shown in Table 4.2. The electrical properties of the different
switches are similar. The main difference is the price, being twice and three times higher
for the MOSFETs. Considering that there will be 144 switches (36 full-bridge submodules),
this difference in the price has been considered as decisive to choose the IGBTs in front of
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the MOSFETs in order to avoid adding unnecessary expenses to the project. Regarding the
switching frequency required (<10 kHz), IGBTs also seem a good choice. To choose between
the three IGBTs, the commutation and conduction losses have been calculated for all three
switches.
Table 4.2: Possible IGBTs and MOSFETs presented in the market
Device Model vCE[V] iC[A] vGE[V] Price [e]
FGH60N60SMD 600 60 ±20 8.49
IGBT FGA60N60UFD 600 60 ±20 5.80
FGH40N65UFD 650 40 ±20 4.35
IPW60R041C6 600 50 ±20 13.08
MOSFET IPW65R070C6 650 33.8 ±20 10.94
SPW55N80C3 850 34.7 ±20 14.37
4.3.1. Losses calculation
The calculations of the losses in the switches are quite important for the design of a power
converter. These electrical losses in the switches are translated to heat, that will increase the
temperature of the switches. All this thermal energy has to be extracted to the ambient to avoid
excessive temperatures in the switches that could damage or even destroy them. To do so, a
proper heatsink has to be added to the system. The operational conditions of the IGBTs are
shown in Table 4.3.
Table 4.3: Operational conditions to calculate the IGBT losses
Parameter Symbol Value Unit
Submodule voltage VSM 100 V
Arm DC current IDCarm 2.78 A
Arm AC current (peak) IACarm 8.87 A
Switching frequency fs 10 kHz
Modulator signal m 0.6 -
The losses in a switch can be divided into conduction and switching losses. The conduction
losses are generated due to the voltage drop in the switch and the current flowing through it.
The switching losses are generated during the turn on and turn off periods of the switch as the
current and voltage are not zero at the same time. All the previous IGBT models of IGBT
have an antiparallel diode. To calculate the losses, it is necessary to estimate the losses for both
IGBT and diode. Hence, the total losses in the package Ptotal can be estimated as:
Ptotal = P
cond
T + P
sw
T + P
cond
D + P
sw
D (4.11)
where P condT are the conduction losses in the IGBT
P swT are the switching losses in the IGBT
P condD are the conduction losses in the antiparallel diode
P swD are the switching losses in the antiparallel diode
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IGBT losses
Conduction losses: as explained above, the conduction losses depend on the voltage drop
and the current in the switch. The conduction power losses can be calculated as:
P condT =
1
2Ts
∫ Ts
0
[vCE(t)iC(t)mT (t)]dt =
1
4pi
∫ 2pi
0
[vCE(θ)iC(θ)mT (θ)]dθ (4.12)
where vCE is the voltage between the collector and the emitter, iC is the current flowing through
the switch and mT is the duty cycle of the transistor, that can be calculated as:
mT =
1
2
+
m cos(θ)
2
(4.13)
The voltage drop in the IGBT vCE can be calculated using the information provided by the
manufacturer in the datasheet. In this case, a curve vCE − iC is offered [47]. Figure 4.3 shows
this curve for the model FGA60N60UFD as example. This curve can be approximated using a
first-order function:
vCE = vCE0 + rcic (4.14)
where vCE0 is the voltage drop in the IGBT at zero current and rc is the internal resistance of
the IGBT. Both values can be obtained from the datasheet.
The current through the IGBT is equal to the arm current:
iC = I
DC
arm + I
AC
arm cos(θ) (4.15)
vCE0
ΔiΔv rC= ΔiΔv
Figure 4.3: Curve vCE − iC of the model FGA60N60UFD in the datasheet
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Switching losses: the manufacturer offers the values of turn-on (Eon) and turn-off (Eoff ) en-
ergy losses, that can be used to estimate the switching losses. These energy losses are calculated
in determined operational conditions and have to be adapted to those used in the prototype. In
addition, two correction factors are used: one to take into account the voltage (kv) and another
one for the gate resistance (kr). Hence, the switching losses of the IGBT can be calculated as:
P swT = (Eon + Eoff )kvkrfs (4.16)
where kv = VSM/V0 and kr = rc/r0 with V0 and r0 as the voltage and gate resistance used by
the manufacturer.
Diode losses
Analogously to IGBTs, the losses in the diodes can be classified into conduction and switching
ones.
Conduction losses: the conduction losses of the diode can be calculated as:
P condD =
1
2Ts
∫ Ts
0
[vF (t)iF (t)mD(t)]dt =
1
4pi
∫ 2pi
0
[vF (θ)iF (θ)mD(θ)]dθ (4.17)
where vF is the direct voltage of the diode, iF the current flowing through the diode and mD
its duty cycle.
The duty cycle of the diode md is complementary to the transistor’s one.
mD =
1
2
− m cos(θ)
2
(4.18)
Similarly to the transistor, the manufacturer also offers a curve to obtain the direct voltage vF
depending on the forward current iF . This curve can be also approximated using a first order
function:
vF = vF0 + rdiF (4.19)
where vCE0 is the voltage drop in the diode at zero current and rc is the internal resistance of
the diode. The current through the diode iF is equal to iC in Eq. (4.15).
Switching losses: in the case of the diode, just the turn-off losses are considered. Figure
4.4 shows the qualitative curves of the current and voltage during the turn-off. Before opening,
the current becomes negative, reaching a maximum value of Irr. When the diode opens and
withstands all the voltage, in this case VSM , the current is still not null, generating losses. This
phenomenon is called diode reverse recovery.
Observing Fig. 4.4, the total energy loss during the reverse recovery of the diode (Err) can be
calculated as:
Err =
∫ trr
0
[IF (t)VD(t)]dt =
1
4
IrrtrrVSM =
1
2
QrrVSM (4.20)
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IF
VD Qrr tIrr
trr
VSM
Figure 4.4: Simplified current and voltage curves during a turn-off of the diode
where Irr is the maximum current during the reverse recovery
trr is the total turn-off time
Qrr is the reverse recovery charge of the diode
Normally, Qrr and trr values are provided by the manufacturer. Since these values have been
obtained under certain operation condictions, they have to be adapted. Considering the voltage
difference, a parameter kv is used. To correct the current, another factor is used:
ki =
(
1 +
I
Imax
)
(4.21)
This factor ki varies from one, for low currents, to two for high currents. This is because this
method may subestimate the losses. For a more conservative result, the losses will be doubled.
Then, total switching power losses for the diode are:
P swD = QrrVSMkvkifs (4.22)
4.3.2. Switch selection
The previous methodology has been applied to the three models of IGBTs presented in Table
4.2 and the results obtained are shown in Figure 4.5. The losses in the IGBTs constitute almost
the totality for all the three compared models, being the switching losses of the diode almost
null. Among the three models, there are not relevant differences and the losses are significantly
low, ranging between 10 and 12 W. Taking into account the losses, the electrical and thermal
characteristics and the price, the model selected is FGH60N60SMD.
4.4. Heatsink
All the calculated losses above must be dissipated to avoid excessively high temperatures that
can damage the IGBTs. The packages of the switches are sealed enclosures and do not extract
heat easily. For this reason they need a heatsink to evacuate the generated thermal power.
The thermal models are similar to electrical ones. The temperature can be considered as the
voltage, the power losses as the current and all the material between the switch and the ambient
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Figure 4.5: Losses comparison among the three models of IGBTs
have a resistance. The four switches of the submodule have been located in the same heatsink,
so the thermal model of the system is that shown in Figure 4.6.
Tj Rth(j-c)T
Rth(j-c)D
T
TjD
IGBT	1
IGBT	2IGBT	3IGBT	4
Rth(c-p) Rth(p-s) Rth(s-a) TaPTPD
Figure 4.6: Thermal model with the four switches and the heatsink
The losses of the IGBT PT and diode PD have been calculated previously; the maximum tem-
perature in the junction Tj can be fixed to a desired value. This value has to be low enough
to avoid damaging the switches; the ambient temperature Ta is set to a reasonable value. All
the thermal resistances of the different elements (diode, IGBT, case and electrical isolator) are
known except the heatsink’s one. So, a maximum resistance for the heatsink must be calculated
to ensure that the temperature of the junction does not exceed the imposed limit. Afterwards, a
heatsink available in the market with a lower thermal resistance must be selected. The equation
that describes the thermal model is:
TXj = Ta + PXR
X
th(j−c) + (PT + PD)
(
Rth(c−p) +Rth(p−s)
)
+ 4 (PT + PD)Rth(h−s) (4.23)
Equation (4.23) has been solved twice to obtain the maximum resistance for the diode and the
transistor. The most restrictive value (the lowest one) will be used to choose the heatsink.
The results are shown in Table 4.4. The maximum thermal resistance for the heatsink is 1.26
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Table 4.4: Thermal parameters
Parameter Value Unit
PD 1.64 W
PT 10.70 W
RDth(j−c) 1.1
◦C/W
RTth(j−c) 0.33
◦C/W
Rth(c−p) 0.2 ◦C/W
Rth(p−s) 0.9574 ◦C/W
TDj 120
◦C
Tj)T 120
◦C
Ta 40
◦C
Rth(h−a)D 1.29 ◦C/W
Rth(h−a)T 1.26 ◦C/W
where TXj is the temperature of the junction of the transistor or diode
Ta is the ambient temperature
PX are the losses of the transistor or diode
RXth(j−c) is the thermal resistance from the junction to the case of the transistor or diode
Rth(c−p) is the thermal resistance from the case to the electrical isolator
Rth(p−s) is the thermal resistance from the electrical isolator to the heatsink
Rth(h−a) is the thermal resistance from the heatsink to the ambient
X can be T for the transistor or D for the diode
◦C/W. The submodules are wanted to be as flat as possible to stack them in a rack. Taking this
requirement into account, the heatsink model SK504 from Fischer Elektronic has been chosen.
Its profile and thermal resistance characteristic depending on the length are shown in Figure
4.7. A length of 100 mm has been chosen, giving a thermal resistance around 1.25 ◦C/W.
Figure 4.7: Heatsink characteristics
4.5. Submodule design
4.5.1. General description
The submodule is the most important element in an MMC. Provided that the converter is an
experimental prototype, it is desired to be as flexible as posible. For this reason, the submodule
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has been designed to be connected as half-bridge (HF) or full-bridge (FB). By using the different
connections, as shown in Figure 4.8, it is possible to choose between the two configurations.
Figure 4.8: Half-bridge (left) and full-brige (right) configurations of the submodule
Figure 4.9 shows a block diagram including the main circuits. The mentioned submodule parts
are: the power circuit (including the capacitor and the four switches), the drivers’ circuit, the
error detection circuit, the voltage measurement circuit, the capacitor discharge circuit, 5-V
power supply and additional logic elements (Schmitt triggers).
Submodule	board
V
CapacitorsDisch.	relay
Isol.	DC/DCIsol.	DC/DC
Isol.	DC/DCIsol.	DC/DC
HeatsinkIGBTs
Drivers
DischargeVmeas24	V
PWMsFLTRST
Powerconnections
Figure 4.9: Submodule scheme of the MMC prototype
4.5.2. Drivers
This circuit is based on the ISO5452 chip from Texas Instruments, which provides a 2.5 A output
current, up to 30 V driving voltage and includes protection against IGBT desaturation.
The drivers are in charge of providing the voltage and current to the IGBTs for switching. The
IGBTs present parasitic capacitances among their pins that must be charged and discharged to
achieve its commutation. Figure 4.10 shows these parasitic capacitances. The capacitances that
must be charged and discharged are those connected to the gate (CGC and CGE).
To limit the maximum current of the drivers, a resistance is located between the driver and
the gate port of the IGBT. Increasing its value, the gate current will be lower, charging and
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COLLECTOR
EMITTER
GATECGCCGE CCE
Figure 4.10: Parasitic capacitances in an IGBT
discharging the parasitic capacitances more slowly. Hence, it is necessary to choose a proper
value for the gate resistance according to the frequency desired. In this case, a resistance of
10 Ω has been chosen. Considering that the output voltage of the driver is unipolar at 15 V, the
maximum current flowing through the gate will be:
iG =
V +dvr − V −dvr
RG
=
15V
10Ω
= 1.5A (4.24)
where V +dvr is the positive voltage of the driver
V −dvr is the negative voltage of the driver
RG is the gate resistance
Figure 4.11 shows the complete circuit for the driver, including the pins of the chip as well as all
the auxiliary elements. A description of the driver’s pins are shown in Table 4.5. In the datasheet
of the driver [48], the manufacturer recommends some values for these elements or explains how
to calculate them. In Table 4.6, the characteristics of the different elements that compose the
driver are detailed. Two Schmitt triggers have been added between the DSP outputs and driver
IN+ and RST pins to prevent errors due to possible noise in the signals. Additional digital IO
for protection and control (RDY and FLT) are also provided by the driver. RDY indicates that
the power supply of the driver is adequate, being in high state when both supplies are properly
operating, while FLT alerts when a desaturation of the IGBT is produced, being in low state
during the fault condition. To control de maximum current accepted before considering a fault,
the parameters of the diode D1 and the resistance R8 can be modified. To control the fault
time detection, the capacitor C5 is located. A time of 120 ns has been chosen. To protect the
DESAT pin, a zener diode has been included in the circuit.
4.5.3. Error detection
As explained above, the driver allerts when an error is produced. This can be generated due
to a bad power supply of the driver or a desaturation of the IGBT. To use just one connection
for detecting faults from the submodule to the DSP, the circuit shown in Figure 4.12 is used.
The circuit is based on an inverting Schmitt trigger whose output is connected to the gate of a
MOSFET. The RDY or FLT signals from the driver are connected to the input of the Schmitt
trigger. These two signals are inverted by the Schmitt trigger. These inverted signals control two
MOSFETs, whose drain is connected to a digital IO in the DSP through a pull-up resistor. In
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Table 4.5: Pin functions of the driver ISO5452
Pin I/O Description
VCC1 - Positive input supply
GND1 - Input ground
IN+ I Non-inverting gate drive voltage control input
IN- I Inverting gate drive voltage control input
RDY O Power-good output, active high when both supplies are good.
FLT O Fault output, low-active during DESAT condition
RST I Reset input, apply a low pulse to reset fault latch
VCC2 - Most positive output supply potential
DESAT I Desaturation voltage input
CLAMP O Miller clamp output
OUTH O Positive gate drive voltage output
OUTL O Negative gate drive voltage output
GND2 - Gate drive common. Connect to IGBT emitter
VEE2 - Output negative supply. Connect to GND2 for Unipolar supply application
VCC1RSTFLTIN+IN-RDYGND1GND1 GND2VEE2VEE2
OUTHOUTLCLAMP
DESATVCC2
+15	V
C4 C5
RG
R8D1 D2
D3C3
R6 R7
+5	V
RST
PWMFLT
RDY
R1
R2
R3 R4 R5C1 C2
Figure 4.11: Driver circuit
Table 4.6: Components used for the driver
Parameter Value Unit
R1, R2 510 Ω
R3, R4, R5, R6, R7 10 kΩ
R8 1 kΩ
RG 10 Ω
C1, C2 33 pF
C3, C4 1 µF
C5 6.8 pF
D1 3.3 / 0.5 V / W
D2 600 / 1 V / A
D3 10 / 0.5 V / W
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normal conditions, the RDY or FLT signals would be high, the MOSFET is open and the signal
in the DSP would also be high. In case of fault, RDY or FLT signals would change to low level,
activating the MOSFET and having a low level in the digital control. This circuit is replicated
eight times, one per RDY and FLT signals for the four drivers and connected in parallel, being
the connection to the DSP the same for all of them. As there is just one connection, after a
fault, the control in the DSP just knows which submodule has failed, but not which driver nor
why. This detection is done using LEDs. Each signal has its own LED that will turn on in case
of error. The values of the passive components used in the circuit are shown in Table 4.7.
+5	V
RDY	/	FLT R1C1 R2 R3
TRIP	(to	DSP)
R4
Figure 4.12: Error detection circuit
Table 4.7: Components used for the error detection circuit
Parameter Value Unit
R1, R4 1 kΩ
R2 2.2 kΩ
R3 510 Ω
C1 33 pF
4.5.4. Voltage measurement
The capacitor voltage measurement circuit is based on the isolated sensor ACPL-C79B from
Avago, which provides an isolation of 1414 Vpeak and a range of measurement of ±200 mV.
This range has to be adapted to be read by the ADCs in the control board, whose range is
±10 V. The measurement circuit is composed by three main parts: the high voltage circuit, that
adapts the actual capacitor voltage to the range of the sensor (gain G1); the sensor itself, which
has its own gain G2; and the low voltage circuit, that adapts the output of the sensor to be
readable by the DSP (gain G3). The whole circuit is represented in Figure 4.13.
VDD1
VIN-GND1 GND2VOUT+
VOUT-VDD2VIN++
- Vmeas
+5	V+5	V
C1C1 C2C2 C3
R1 R1
R1 R1R2
R2 R3 C4
+15	V
+ -15	V
R4
R4
R5
R5R6
R6
C5
C5 C6
C6
Vcap
Figure 4.13: Voltage measurement circuit
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Table 4.8: Components used for the voltage measurement circuit
Parameter Value Unit
R1 22 kΩ
R2 10 kΩ
R3 75 Ω
R4 6.81 kΩ
R5 4.02 kΩ
R6 40.2 kΩ
C1 1 / 1000 nF / V
C2 270 / 16 nF / V
C3, C4 100 nF
C5 470 pF
C6 33 pF
The high voltage circuit is fundamentally a voltage divider, composed by the resistances R2
and R3. Modifying their values, the gain G1 of this part of the circuit can be calibrated. The
capacitors C1 filter the high frequency components generated from the commutations of the
IGBTs, while the capacitors C2 and the resistances complete a low-pass filter. The values
chosen for all the passive components are given in Table 4.8. The gain of the high voltage circuit
G1 is:
G1 =
R3
4R2
= 0.8522 mV/V (4.25)
The cut-off frequency of the filter is:
fc1 =
4R2 +R3
4piR2R3C2
= 15.7 kHz (4.26)
Considering that the range of the sensor is ±200 mV, the maximum voltage that can be measured
is 235 V. In normal conditions, the maximum voltage of the submodule should be 100 V plus
the ripple. In this case, some safety margin has been considered. As it is a high voltage circuit,
it is important to consider the maximum power dissipated by the resistances:
PR,dis =
V 2cap
4R2 +R3
= 627 mW (4.27)
The second part of the measurement circuit is the sensor. Its gain is given by the manufacturer
in the datasheet [49], with a value of 8.2 V/V.
The third part is based on an operational amplifier, which increases the voltage to be readable
by the DSP. The gain of this circuit is:
G3 =
R6
R4
= 5.90 V/V (4.28)
Another function of this circuit is that it works as a second-order filter, whose transfer function
is:
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G3,trans =
R6
R4R5R6C5C6s2 + (R5R6C6 +R4R6C5 +R4R5C6)s+R4
(4.29)
The cut-off frequency of this function is 100 kHz.
Hence, the total gain of the measurement circuit is:
G = G1G2G3 = 41.3 mV/V (4.30)
and the cut-off frequencies are 15.7 kHz and 100 kHz.
4.5.5. Capacitor discharge circuit
To allow a rapid discharge of the capacitors, a discharge circuit has been also included in the
submodule. This circuit is composed by one relay and some resistances. The system has been
designed to have about 5 s as discharge time constant. Then, the resistance needed is:
Rdisc =
τdisc
CSM
≈ 5 kΩ (4.31)
The power dissipated is also important to size the resistors. Considering a maximum voltage of
150 V, the maximum dissipated power in the resistors is:
PR,diss =
Vmax
Rdisc
= 4.5 W (4.32)
Hence, five 1-kΩ 1-W resistors have been chosen.
4.5.6. PCB layout
To design the PCB, Altium Designerr software has been used. Some relevant parameters are:
the width of the tracks, set based on the current, and the clearance among them, defined based
on the voltage difference. To size the tracks, the PCB manufacturer provides graphics that
represents the track width necessary depending on the maximum current, the PCB’s width and
the temperature [50]. According to IPC-9592 [51], the clearance between tracks in a power
converter can be calculated as:
space[mm] = 0.6 + 0.005 · Vpeak[V ] (4.33)
After placing all the components and routing all the tracks, the size of the PCB has been selected
to meet the Euroboard standards [52]. The final dimensions of the board are 4Ux160 mm (4U
= 144.45 mm).
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PCB grounding planes
One of the most important aspects to be considered during the PCB design is the series stacking
of the submodules. This means that the submodule on the bottom of the arm and the one on
the top are not at the same potential. In this prototype, the submodules are not isolated and
all the control components in the different boards are referred to the same ground. Hence, the
clearances must be designed to ensure isolation for the worst case. If this is not considered,
the submodules on the top will not withstand the voltage and will be damaged. The maximum
voltage difference between the control and power tracks will be the DC bus voltage, in this case,
600 V.
The primary circuit of the sensor is connected to the high voltage circuit, so the same isolation
distance is needed for both the control and the analogic grounds. The secondary circuit is referred
to the analogic ground, that is connected to the control ground in the control board. There is
also the possibility to connect both grounds in the submodule using a jumper if necessary.
For the secondary circuit of the drivers, there are also reference planes connected to the emitter
of the IGBTs. Each driver has its own plane. The distance between the planes of the two drivers
of the same leg have to ensure isolation for the submodule voltage. In this case, this clearance
has been designed for 250 V.
600	V 600	V	250	V
600	V SOU
RCE	5VSOURCE
5V SENSORSOURCE	5VSOURCE	±15V OP.	AMP.
SOURCE	15VSOURCE	15V
SOURCE	15V SOURCE	15V
DRIVERFAU
LT
IGBT
DRIVER IGBT DRIVERIGBT
DRIVERIGBT FA
ULT
600	V
Figure 4.14: Different references used in the PCB and maximum voltages accepted
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4.6. Prototype pictures
Figure 4.15 shows the final result of the submodule, while Figure 4.16 shows six submodules
mounted in a rack.
(a) (b)
Figure 4.15: Pictures of the submodule: a) top view; b) front view
Figure 4.16: One arm of six submodules mounted in a rack
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Chapter 5
Single-phase MMC experimental
validation
In this chapter, the tests with a single-phase MMC prototype are presented. The different
control strategies presented in Chapter 3 will be implemented in the DSP to validate both the
controls and the hardware designed.
5.1. Platform description
The converter that has been implemented for the initial tests is single-phase, with three half-
bridge submodules per arm. The converter is connected to a DC source, while the load is
placed on the AC side and composed by a RL branch (RAC and LAC), that can be connected
or disconnected by means the relay K1. The arm inductors Larm are also included, as well as
two protection resistors Rprot to avoid the direct connection between the DC source and the
submodule capacitors. A diode Dprot has been located between the DC source and the converter
to prevent from reversal power flow towards the source. A scheme of this circuit is shown in
Figure 5.1. The parameters used for the initial tests are shown in Table 5.1.
Table 5.1: Parameters used for the initial tests
Parameter Value Unit
VDC 30 V
Larm 1.5 mH
LAC 1 mH
RAC 4.5 Ω
Rprot 1.8 Ω
The converter is controlled using just one control board. A picture of the control and adaptation
boards is shown in Figure 5.2 and the connections to the different submodules located in the
rack in Figure 5.3. Besides the capacitor voltage measurements, two current sensors have been
used to measure the arm currents IU and IL. The AC grid current Is and the DC current Isum
are calculated by the control.
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Larm
Larm
+
VDC
LACRAC
Rprot
Rprot
Dprot CDC
CDC
IUILIs
Isum
K1
Figure 5.1: Electrical scheme of the experimental platform
Control	boardAdapt.	board Digital	Outputs
Measurements PWMs
SM1SM2SM3SM4SM5SM6
Figure 5.2: Control and adaptation boards
5.2. Direct modulation
Initially, the direct modulation was implemented. This approach calculates the insertion index
by dividing the voltage reference by the DC voltage. This allows to maintain the voltage of the
capacitors without energy control. To verify that the converter works fine, an open-loop control
was programmed. Afterwards, a controller for the AC current was implemented.
5.2.1. AC current open-loop control
The open-loop control just needs as input the magnitude of the AC current. This value is
multiplied by sin(ωt) (where ω is the angular frequency) to obtain the AC current reference.
Using this current reference, the control generates the voltage reference for the two arms, which
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Figure 5.3: Control board connected to the submodules
CDC Rprot
RAC LAC Larm
K1
DC source Upper	arm Lower	arm
Figure 5.4: Experimental platform
is divided by the DC voltage to obtain the insertion index.
Both simulated and experimental results are shown in Figures 5.6 and 5.7. An AC current step
from 1 A to 2 A is programmed. As concluded previously, if the direct modulation is used, the
inner current Isum has a second order harmonic. This second harmonic is also reflected in the
arm currents IU and IL. The AC current Is has just the fundamental component, because, as
explained above, the internal and external models are independent. As there is no controller,
it does not reach the reference (1 A and 2 A) and remains in lower values. The experimental
Is shows a deformation, especially for low currents, when it passes through the zero point. To
verify that the AC current is the half of the difference of the arm currents, both the measured
(pink) and the calculated (orange) curves were depicted in the oscilloscope (see Figure 5.6d).
Then, the AC current can be controlled just measuring the arm currents.
The multilevel voltage generated by the converter in the AC side is shown in Figures 5.7a and
5.7b. The voltage levels applied by the different submodules can be distinguished.
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Finally, the voltage of the three submodules of the upper arms are depicted in Figures 5.7c and
5.7d. The voltage ripple increases when the power is increased, as expected. The three curves
are equal both numerically and experimentally, that confirms that the Phase Shifted modulation
balances the voltages of the different submodules with no need of sorting algorithm.
By means of this first test, the converter operation has been validated. It has also been demon-
strated that the direct modulation is capable of maintaining the voltage of the capacitors with
no need of energy control, that it generates a second-order harmonic in the inner currents and
that the phase shifted modulation equilibrates the submodules of the same arm.
5.2.2. AC current closed-loop control
The first closed loop added to the system is the AC current control. As the signal to be controlled
os a 50 Hz signal (single-phase), the controller used is a proporcional-resonant one (PR). The
transfer function of the resonant controller applied experimentally is [53]:
GR(s) =
ω2n
s2 + ω20
(5.1)
To implement this function in the DSP, it must be discretized. There are many different methods
to discretize a function, but in this case the first order hold (FOH) method has been used. To
apply it, the next transformation is used:
XFOH(z) =
(z − 1)2
zTs
Z
{
L
[
X(s)
s2
]}
(5.2)
Equating the previous transform, the discrete function of the resonant controller is found:
GR(z) =
1− cos(ωnTs)
ωnTs
z2 − 1
z2 − 2zcos(ωnTs) + 1 (5.3)
where Ts is the sampling time of the control.
PRsin(ωt)Is*^ Is* Is+ Vout*
+
VDC/2
VDC/2 VDC
VDC nUnL+
+
Figure 5.5: Direct modulation with Is control
A scheme of the control implemented for this test is represented in Figure 5.5. The results are
shown in Figures 5.9 and 5.10. In this case, the results are similar to the previous test, but Is
follows correctly its reference, changing its amplitude from 1 A to 2 A (Figures 5.9c and 5.9d).
As the modulation method has not been changed, isum still has a second harmonic (Figures 5.9e
and 5.9f) also visible in the arm currents (Figures 5.9a and 5.9b). The multilevel voltage applied
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Figure 5.6: Currents obtained with direct modulation and open-loop control
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Figure 5.7: Voltages obtained with direct modulation and open-loop control
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by the converter is depicted in Figures 5.10a and 5.10b. The voltage of one capacitor of the
upper arm is represented in Figures 5.10c and 5.10d.
This test confirms that the MMC can control the AC grid current as any other VSC and the
same control approches can be used for this purpose.
5.3. Indirect modulation
The indirect modulation calculates the insertion index by dividing the voltage reference by the
sum of the capacitor voltages of the same arm. As studied in Chapter 3, this approach leads
to eliminate the second harmonic from the inner currents but needs a control for the energies
stored in the capacitors.
Different tests have been carried out to develop the whole energy control. The first step is to
control the inner current. Once Isum is controlled, the total energy control has been developed.
Finally, the energy balance loop is programmed to accomplish the whole control of the MMC.
5.3.1. Inner current control
As the indirect modulation removes the second harmonic, there is no need to add a regulator
to eliminate it. Hence, a simple PI controller can be used to control the DC component while
a PR tuned at the fundamental frequency can control the 50 Hz component. For this test, the
DC and AC references for Isum (I
DC∗
sum and I
AC∗
sum ) are introduced by the user. I
DC∗
sum has been
calculated theoretically to compensate the power losses of the system and maintain the voltage
in the capacitor. The AC load current control is maintained. The control scheme implemented
for this test is shown in Figure 5.8.
PRsin(ωt)Is*^ Is* Is+ Vout*
+
VDC/2
VDC/2
nUnL+
+
PIsin(ωt) *Isum* Isum+IsumDC
Isum*^AC
+
+ PR ++ Vsum*
VclΣ
VcuΣ
+
+
+Vsum*
Vsum*
Figure 5.8: Indirect modulation with Isum control
To discretize the PI, the Tustin aproximation has been used [53]:
s =
2
Ts
z − 1
z + 1
(5.4)
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Figure 5.9: Currents obtained with direct modulation and AC current closed-loop control
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Figure 5.10: Voltages obtained with direct modulation and AC current closed-loop control
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So, the discret function of the PI controller is:
GPI(z) =
(
ki
Ts
2 + kp
)
z + ki
Ts
2 − kp
z − 1 (5.5)
It has been verified both experimentally and in simulation that the second harmonic is removed
from the currents. The arm currents IU and IL, the inner current Isum, the AC current Is and
the capacitor voltages vcu and vcl are depicted in Fig. 5.12. For safety reasons, the converter
has been in operation just only during 100 ms. The DC reference for Isum was calculated
previously to compensate the power consumed, but, as there is no energy control, the capacitor
voltages are no longer constant. Instead, the voltage is decreasing in simulation and increasing
experimentally. Then, the next step is to include a regulator for the total energy to generate
the proper DC component reference of the inner current IDC
∗
sum .
5.3.2. Total energy control
The total energy control compares the energy stored in all the submodule capacitors to the total
energy reference E∗t and generates the DC reference for the inner current IDC
∗
sum to compensate
the deviations. The block diagram of this loop is shown in Figure 5.11. The controller used is a
PI controller. After the controller, two notch filters are used to eliminate the 50 Hz and 100 Hz
components.
VcuΣVclΣ x2x2 2NCSM2NCSM EcuEcl+ Et
Et*
+ PI PDCVDC *IsumDCN100 N50
Figure 5.11: Total energy control
The discrete function of the notch filters has been obtained using the Tustin method with
prewarping, whose transformation is [53]:
s =
ωn
tan(ωnTs2 )
z − 1
z + 1
(5.6)
Applying it to the transfer function of the notch, the discrete function is:
N(z) =
−z2 + C1z − 1
(C2 + 1) z2 − C1z − C2 + 1 (5.7)
where the coefficients C1 and C2 are:
C1 = 4 cos
(
1
2
ωnTs
)2
− 2 (5.8)
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Figure 5.12: Results obtained with indirect modulation with inner current closed-loop
control
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C2 = sin
(
1
2
ωnTs
)
cos
(
1
2
ωnTs
)
1
Q
(5.9)
The results are shown in Fig. 5.14. The currents are similar to the previous case. The new
control loop ensures that the total energy stored in the converter remains at the desired level,
but the energy balance between the two arms is not guaranteed. The sum of the capacitor
voltages diverge: while V ΣCU drops, V
Σ
CL increases. In simulations, the energy unbalance is much
lower than in the experiments. As a conclusion, the energy balance regulator is needed to ensure
a proper operation of the MMC.
5.3.3. Energy balance control
The final step of the control used for these tests is to implement the energy balance control to
ensure the same voltage in both arms. The control structure (Figure 5.13) is similar to the total
energy regulator. In this case, the reference is zero, because the voltage in both arms is desired
to be the same, and the signal generated by the energy balance loop is the magnitude of the AC
component of the inner current IAC
∗
sum .
VcuΣVclΣ x2x2 2NCSM2NCSM EcuEcl Ed
0
+ PI PsumVDC *IsumAC
ACN100 N50
+
Figure 5.13: Energy balance control
This regulator works both in simulation and experiments and keeps the arm voltages balanced
(Figure 5.15). As all the variables are controlled, it allows a safe operation of the converter. The
converter is thus ready for high power tests.
Carlos Collados Rodr´ıguez
Design, control and testing of a modular multilevel converter prototype 77
0 0.2 0.4 0.6 0.8 1
−1
0
1
2
Time [s]
I [A
]
 
 
IU
IL
0 0.05 0.1 0.15 0.2
−1
0
1
2
Time [s]
I [A
]
(a) (b)
0 0.2 0.4 0.6 0.8 1
−2
0
2
Time [s]
I [A
]
 
 
I
s
0 0.05 0.1 0.15 0.2
−2
0
2
Time [s]
I [A
]
(c) (d)
0 0.2 0.4 0.6 0.8 1
0
0.5
1
Time [s]
I [A
]
 
 
I
sum
0 0.05 0.1 0.15 0.2
0
0.5
1
Time [s]
I [A
]
(e) (f)
0 0.2 0.4 0.6 0.8 1
8
10
12
Time [s]
V 
[V
]
0 0.05 0.1 0.15 0.2
8
10
12
Time [s]
V 
[V
]
 
 
VCU
VCL
(g) (h)
Figure 5.14: Results obtained with indirect modulation and total energy control
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Figure 5.15: Results obtained with indirect modulation and energy balance control
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Conclusions
This thesis describes the development of a modular multilevel converter prototype, including
the study of two different control structures and the design and implementation of the converter
hardware. The main conclusions of this study are:
The mathematical analysis of the MMC revealed the role of the different current com-
ponents that might flows through the converter in order to establish the power exchange
between the AC and DC sides as well as maintaining the energy stored at the desired level.
Besides the control of the AC side currents, which can be accomplished with traditional
VSC control techniques, the internal currents of the MMC need to be controlled to ensure
a proper converter operation. A control strategy has been detailed to track DC and AC
internal current references.
The energy stored in the different capacitors must be regulated within adequate ranges by
means of arm energy controllers.
A three-phase MMC prototype has been designed including the submodule PCB, which
can operate as half-bridge or full-bridge.
A single-phase version of the converter has been constructed. The studied controllers have
been implemented validating both the hardware design.
Future work
The final goal of this project is the implementation of a three-phase MMC. First, the single-phase
converter has to be tested in rated conditions to ensure a proper operation. Afterwards, it can
be expanded to a three-phase system and the controller needs to be adapted for a three-phase
operation.
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Appendix A
Environmental Impact
This section examines the environmental impact issued derived from the project, that can be
classified into two types: impact of HVDC transmissions and the pollution generated from the
manufacturing process of electrical products.
A.1. Environmental impact of HVDC transmissions
A.1.1. Cable laying process
The installation of DC cables is not more environment harmful than AC cables installation, but
there are some aspects must be taken into account to prevent possible environmental damages.
Most of the DC transmissions are offshore installations and the cables are placed on the seabed.
Before installing the cables, it is necessary to carry out excavations to put the cables into
trenches. These excavations can cause a significant impact on the marine ecosystem. Where
the ocean floor does not permit burial, the line is covered by a rock armor for protection. If
the marine vegetation is damaged, it can be recovered after a period of one year. In case of a
protected zone due to endangered species, it will be necessary to find an alternative route to
install the cables.
The route has also to be planned to avoid or minimize disruption of normal activities, including
fishing/harvesting.
The boats used to install the cables consume a significant amount of fuel and generate emissions
that damage the environment. These boats can have large dimensions and their emissions can
not be neglected.
A.1.2. Power efficiency
Regarding power efficiency, the environmental impact of HVDC transmission compared to HVAC
ones depends on the distance of the link. For distances shorter than 55-70 km [54], the HVAC is
the best option. If the LCC technology is used for a HVDC transmissions, it presents less losses
for distances longer than 100 km. In case of VSC-HVDC, the transmission has lower losses for
more than 200 km.
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A.2. Electrical and electronic products
Since 2003, the directive 2002/95/EC (RoHS, Restriction of Hazardous Substances) is applied
in the European Union to limit the use of dangerous materials in the manufacturing process of
electrical and electronic products. These materials are lead, mercury, cadmium, chromium VI,
PBB (polybromobiphenyls) and PBDE (polybromidiphenylether). All the components used for
this project obey this normative.
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Appendix B
Budget
The budget of this thesis accounts for the cost related to the prototype, as well as the human
resources, the office equipment and software used to develop the project.
B.1. Human resources
The human resources refers to the labour costs related to the time spent developing the thesis,
shown in Table B.1. It can divided into different tasks:
Research: this task involves the study of the state of the art that has been done before
implementing the project itself.
Simulation: it refers to the study of the different control and the simulations related.
Design: time spent for the design of the converter.
Testing: this task involves soldering the PCBs, assembling the converter, programming
the DSP and the different tests with the experimental platform.
Writing: time spent for writing the thesis report.
Concept Hourly rate[e/h] Units [h] Cost [e]
Research 40 200 8000
Simulation 40 200 8000
Design 35 200 7000
Testing 35 150 5250
Writing 25 150 3750
Total 32000
Table B.1: Costs related to human resources
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B.2. Material resources
The material resources include all the elements used to build the converter, shown in Table B.2.
The material used for the platform, like the DC sources, oscilloscope or current probes, are not
considered as material resources because they are part from the laboratory and they are used
for other projects.
Concept Unit. price[e/u] Units Cost [e]
Submodule PCB 71.04 6 426.26
Intermediate PCB 29.66 1 29.66
Components 138.31 6 829.85
Heatsink 23.40 6 140.41
Mounting material 124.12 1 124.12
Control board 300 1 300
Total 1850
Table B.2: Costs related to material resources
B.3. Developement tools and office material
All the necessary tools to develop this project are included in this category, as well as the office
and laboratory material that can not be considered as part of the project. This group covers
software licences, the equipment used for the experimental tests and the personal computer.
To calculate the amortization, a lifetime of 5 years has been considered for all the resources,
while they have been used for one year.
Concept Unit cost[e/ut] Units Cost [e] Amortization [e]
Personal computer 800 1 800 160
Matlab R© 2100 1 2100 420
Altium R© 15000 1 15000 3000
Code Composer Studio R© 800 1 800 160
JTAG 200 1 200 40
Oscilloscope 6000 1 6000 1200
Multimeter 100 1 100 20
Current probes 150 2 300 60
Isol. voltage probes 150 2 300 60
30 V DC source 230 2 460 92
Total 5212
Table B.3: Development costs
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B.4. Total cost
Considering the previous items, total cost can be seen in Table B.4.
Item Cost[e]
Human resources 32000
Material resources 1850
Development resources 5212
Total 39062
Table B.4: Total cost
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